|
US4874184A
(en)
*
|
1985-11-18 |
1989-10-17 |
Road Systems, Inc. |
Trailer
|
|
JPH03226002A
(ja)
*
|
1990-01-31 |
1991-10-07 |
Fujitsu Ltd |
誤り発生回路
|
|
JPH06209355A
(ja)
*
|
1993-01-12 |
1994-07-26 |
Sumitomo Electric Ind Ltd |
伝送検査用信号発生回路
|
|
US5383143A
(en)
*
|
1994-03-30 |
1995-01-17 |
Motorola, Inc. |
Self re-seeding linear feedback shift register (LFSR) data processing system for generating a pseudo-random test bit stream and method of operation
|
|
US5689530A
(en)
*
|
1994-06-22 |
1997-11-18 |
Alcatel Network Systems, Inc. |
Data recovery circuit with large retime margin
|
|
JP2691138B2
(ja)
*
|
1994-08-30 |
1997-12-17 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
データ伝送システム及び方法
|
|
US5563573A
(en)
*
|
1994-10-26 |
1996-10-08 |
Hughes Aircraft Company |
Pseudo-random switched resistor
|
|
US5574733A
(en)
*
|
1995-07-25 |
1996-11-12 |
Intel Corporation |
Scan-based built-in self test (BIST) with automatic reseeding of pattern generator
|
|
US6490317B1
(en)
*
|
1995-12-19 |
2002-12-03 |
Pmc-Sierra, Inc. |
Data, path and flow integrity monitor
|
|
US5694444A
(en)
*
|
1996-08-27 |
1997-12-02 |
Lucent Technologies Inc. |
Testable high count counter
|
|
US6061818A
(en)
*
|
1997-05-08 |
2000-05-09 |
The Board Of Trustees Of The Leland Stanford Junior University |
Altering bit sequences to contain predetermined patterns
|
|
EP0929040A3
(en)
*
|
1997-12-25 |
2007-06-27 |
Nippon Telegraph and Telephone Corporation |
Microprocessor with data randomizing
|
|
US6292911B1
(en)
*
|
1998-12-17 |
2001-09-18 |
Cirrus Logic, Inc. |
Error detection scheme for a high-speed data channel
|
|
JP2000266815A
(ja)
*
|
1999-03-16 |
2000-09-29 |
Mitsubishi Electric Corp |
自己診断機能付き電子システム及び電子システムのシミュレーション装置
|
|
US6725408B1
(en)
*
|
1999-08-11 |
2004-04-20 |
Broadcom Corporation |
Built-in self-test for multi-channel transceivers without data alignment
|
|
US6684358B1
(en)
*
|
1999-11-23 |
2004-01-27 |
Janusz Rajski |
Decompressor/PRPG for applying pseudo-random and deterministic test patterns
|
|
US6947883B1
(en)
*
|
2000-07-19 |
2005-09-20 |
Vikram Gupta |
Method for designing mixed signal integrated circuits and configurable synchronous digital noise emulator circuit
|
|
EP1516430A2
(en)
*
|
2001-07-05 |
2005-03-23 |
Koninklijke Philips Electronics N.V. |
Pseudo random generator
|
|
US7170891B2
(en)
*
|
2001-08-30 |
2007-01-30 |
Messenger Terabit Networks, Inc. |
High speed data classification system
|
|
US6950974B1
(en)
*
|
2001-09-07 |
2005-09-27 |
Synopsys Inc. |
Efficient compression and application of deterministic patterns in a logic BIST architecture
|
|
US7644333B2
(en)
*
|
2001-12-18 |
2010-01-05 |
Christopher John Hill |
Restartable logic BIST controller
|
|
US7343535B2
(en)
*
|
2002-02-06 |
2008-03-11 |
Avago Technologies General Ip Dte Ltd |
Embedded testing capability for integrated serializer/deserializers
|
|
AU2003256031A1
(en)
*
|
2002-08-16 |
2004-03-03 |
Internet Payments Patents Limited |
Information handling and processing
|
|
JP3672546B2
(ja)
*
|
2002-09-11 |
2005-07-20 |
株式会社半導体理工学研究センター |
テストパターン発生器における最適初期値の決定方法および装置
|
|
JP3801140B2
(ja)
*
|
2003-03-06 |
2006-07-26 |
セイコーエプソン株式会社 |
表示ドライバ、電気光学装置、及び駆動方法
|
|
US7219113B2
(en)
*
|
2003-09-26 |
2007-05-15 |
International Business Machines Corporation |
Pseudo-random binary sequence checker with automatic synchronization
|
|
US7092906B1
(en)
*
|
2004-03-12 |
2006-08-15 |
Xilinx, Inc. |
Parallel keystream decoder
|
|
JP2005309867A
(ja)
*
|
2004-04-22 |
2005-11-04 |
Fujitsu Ltd |
マルチコア・プロセサ試験方法
|
|
US7467260B2
(en)
*
|
2004-10-08 |
2008-12-16 |
International Business Machines Corporation |
Method and apparatus to purge remote node cache lines to support hot node replace in a computing system
|
|
TWI274250B
(en)
*
|
2004-12-17 |
2007-02-21 |
Univ Nat Chiao Tung |
Bit error rate tester and pseudo random bit sequences generator thereof
|
|
US7496137B2
(en)
*
|
2005-05-25 |
2009-02-24 |
Advantest Corporation |
Apparatus for measuring jitter and method of measuring jitter
|
|
US7801300B2
(en)
*
|
2006-01-11 |
2010-09-21 |
Panasonic Corporation |
Data transmitter and data receiver
|
|
JP2007215317A
(ja)
*
|
2006-02-09 |
2007-08-23 |
Seiko Instruments Inc |
スイッチング電源装置
|
|
JP4860708B2
(ja)
*
|
2006-12-27 |
2012-01-25 |
富士通株式会社 |
ストリーム暗号方法および暗号システム
|
|
JP4427068B2
(ja)
*
|
2007-03-07 |
2010-03-03 |
富士通株式会社 |
擬似乱数発生器、半導体集積回路、該半導体集積回路の設計データを記録した記録媒体、擬似乱数発生器制御方法
|
|
US7840865B2
(en)
*
|
2007-03-23 |
2010-11-23 |
Mentor Graphics Corporation |
Built-in self-test of integrated circuits using selectable weighting of test patterns
|