JP5397254B2 - 擬似ランダム信号発生装置、通信システム、及び画像形成システム - Google Patents
擬似ランダム信号発生装置、通信システム、及び画像形成システム Download PDFInfo
- Publication number
- JP5397254B2 JP5397254B2 JP2010029213A JP2010029213A JP5397254B2 JP 5397254 B2 JP5397254 B2 JP 5397254B2 JP 2010029213 A JP2010029213 A JP 2010029213A JP 2010029213 A JP2010029213 A JP 2010029213A JP 5397254 B2 JP5397254 B2 JP 5397254B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- flip
- signal
- output
- inverting terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
- G06F7/584—Pseudo-random number generators using finite field arithmetic, e.g. using a linear feedback shift register
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/00002—Diagnosis, testing or measuring; Detecting, analysing or monitoring not otherwise provided for
- H04N1/00007—Diagnosis, testing or measuring; Detecting, analysing or monitoring not otherwise provided for relating to particular apparatus or devices
- H04N1/0001—Transmission systems or arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/00002—Diagnosis, testing or measuring; Detecting, analysing or monitoring not otherwise provided for
- H04N1/00026—Methods therefor
- H04N1/00031—Testing, i.e. determining the result of a trial
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/00127—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture
- H04N1/00204—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server
- H04N1/00236—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer
- H04N1/00238—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer using an image reproducing device as a local output from a computer
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/58—Indexing scheme relating to groups G06F7/58 - G06F7/588
- G06F2207/583—Serial finite field implementation, i.e. serial implementation of finite field arithmetic, generating one new bit or trit per step, e.g. using an LFSR or several independent LFSRs; also includes PRNGs with parallel operation between LFSR and outputs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/24—Testing correct operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/00127—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture
- H04N1/00204—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server
- H04N1/00236—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a digital computer or a digital computer system, e.g. an internet server using an image reading or reproducing device, e.g. a facsimile reader or printer, as a local input to or local output from a computer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N2201/00—Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
- H04N2201/0008—Connection or combination of a still picture apparatus with another apparatus
- H04N2201/0034—Details of the connection, e.g. connector, interface
- H04N2201/0037—Topological details of the connection
- H04N2201/0041—Point to point
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N2201/00—Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
- H04N2201/0008—Connection or combination of a still picture apparatus with another apparatus
- H04N2201/0034—Details of the connection, e.g. connector, interface
- H04N2201/0048—Type of connection
- H04N2201/0049—By wire, cable or the like
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Health & Medical Sciences (AREA)
- Theoretical Computer Science (AREA)
- Biomedical Technology (AREA)
- General Health & Medical Sciences (AREA)
- Pure & Applied Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Manipulation Of Pulses (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010029213A JP5397254B2 (ja) | 2010-02-12 | 2010-02-12 | 擬似ランダム信号発生装置、通信システム、及び画像形成システム |
| US12/852,831 US8594148B2 (en) | 2010-02-12 | 2010-08-09 | Pseudo random signal generating apparatus, communications system, and image forming system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010029213A JP5397254B2 (ja) | 2010-02-12 | 2010-02-12 | 擬似ランダム信号発生装置、通信システム、及び画像形成システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2011166598A JP2011166598A (ja) | 2011-08-25 |
| JP2011166598A5 JP2011166598A5 (https=) | 2013-03-14 |
| JP5397254B2 true JP5397254B2 (ja) | 2014-01-22 |
Family
ID=44369628
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010029213A Expired - Fee Related JP5397254B2 (ja) | 2010-02-12 | 2010-02-12 | 擬似ランダム信号発生装置、通信システム、及び画像形成システム |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8594148B2 (https=) |
| JP (1) | JP5397254B2 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8792602B2 (en) * | 2010-02-22 | 2014-07-29 | Analog Devices, Inc. | Mixed signal stochastic belief propagation |
| US9755792B1 (en) * | 2016-05-09 | 2017-09-05 | Xilinx, Inc. | Generating and checking a quaternary pseudo random binary sequence |
| US20240291698A1 (en) * | 2023-02-28 | 2024-08-29 | Nxp Usa, Inc. | Transmit spectrum mask improvement for extended-range packet |
| CN119135174B (zh) * | 2024-08-30 | 2025-10-03 | 西安电子科技大学 | 一种应用于三通道交织型采样前端的三通道随机化电路 |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4874184A (en) * | 1985-11-18 | 1989-10-17 | Road Systems, Inc. | Trailer |
| JPH03226002A (ja) * | 1990-01-31 | 1991-10-07 | Fujitsu Ltd | 誤り発生回路 |
| JPH06209355A (ja) * | 1993-01-12 | 1994-07-26 | Sumitomo Electric Ind Ltd | 伝送検査用信号発生回路 |
| US5383143A (en) * | 1994-03-30 | 1995-01-17 | Motorola, Inc. | Self re-seeding linear feedback shift register (LFSR) data processing system for generating a pseudo-random test bit stream and method of operation |
| US5689530A (en) * | 1994-06-22 | 1997-11-18 | Alcatel Network Systems, Inc. | Data recovery circuit with large retime margin |
| JP2691138B2 (ja) * | 1994-08-30 | 1997-12-17 | インターナショナル・ビジネス・マシーンズ・コーポレイション | データ伝送システム及び方法 |
| US5563573A (en) * | 1994-10-26 | 1996-10-08 | Hughes Aircraft Company | Pseudo-random switched resistor |
| US5574733A (en) * | 1995-07-25 | 1996-11-12 | Intel Corporation | Scan-based built-in self test (BIST) with automatic reseeding of pattern generator |
| US6490317B1 (en) * | 1995-12-19 | 2002-12-03 | Pmc-Sierra, Inc. | Data, path and flow integrity monitor |
| US5694444A (en) * | 1996-08-27 | 1997-12-02 | Lucent Technologies Inc. | Testable high count counter |
| US6061818A (en) * | 1997-05-08 | 2000-05-09 | The Board Of Trustees Of The Leland Stanford Junior University | Altering bit sequences to contain predetermined patterns |
| EP0929040A3 (en) * | 1997-12-25 | 2007-06-27 | Nippon Telegraph and Telephone Corporation | Microprocessor with data randomizing |
| US6292911B1 (en) * | 1998-12-17 | 2001-09-18 | Cirrus Logic, Inc. | Error detection scheme for a high-speed data channel |
| JP2000266815A (ja) * | 1999-03-16 | 2000-09-29 | Mitsubishi Electric Corp | 自己診断機能付き電子システム及び電子システムのシミュレーション装置 |
| US6725408B1 (en) * | 1999-08-11 | 2004-04-20 | Broadcom Corporation | Built-in self-test for multi-channel transceivers without data alignment |
| US6684358B1 (en) * | 1999-11-23 | 2004-01-27 | Janusz Rajski | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
| US6947883B1 (en) * | 2000-07-19 | 2005-09-20 | Vikram Gupta | Method for designing mixed signal integrated circuits and configurable synchronous digital noise emulator circuit |
| EP1516430A2 (en) * | 2001-07-05 | 2005-03-23 | Koninklijke Philips Electronics N.V. | Pseudo random generator |
| US7170891B2 (en) * | 2001-08-30 | 2007-01-30 | Messenger Terabit Networks, Inc. | High speed data classification system |
| US6950974B1 (en) * | 2001-09-07 | 2005-09-27 | Synopsys Inc. | Efficient compression and application of deterministic patterns in a logic BIST architecture |
| US7644333B2 (en) * | 2001-12-18 | 2010-01-05 | Christopher John Hill | Restartable logic BIST controller |
| US7343535B2 (en) * | 2002-02-06 | 2008-03-11 | Avago Technologies General Ip Dte Ltd | Embedded testing capability for integrated serializer/deserializers |
| AU2003256031A1 (en) * | 2002-08-16 | 2004-03-03 | Internet Payments Patents Limited | Information handling and processing |
| JP3672546B2 (ja) * | 2002-09-11 | 2005-07-20 | 株式会社半導体理工学研究センター | テストパターン発生器における最適初期値の決定方法および装置 |
| JP3801140B2 (ja) * | 2003-03-06 | 2006-07-26 | セイコーエプソン株式会社 | 表示ドライバ、電気光学装置、及び駆動方法 |
| US7219113B2 (en) * | 2003-09-26 | 2007-05-15 | International Business Machines Corporation | Pseudo-random binary sequence checker with automatic synchronization |
| US7092906B1 (en) * | 2004-03-12 | 2006-08-15 | Xilinx, Inc. | Parallel keystream decoder |
| JP2005309867A (ja) * | 2004-04-22 | 2005-11-04 | Fujitsu Ltd | マルチコア・プロセサ試験方法 |
| US7467260B2 (en) * | 2004-10-08 | 2008-12-16 | International Business Machines Corporation | Method and apparatus to purge remote node cache lines to support hot node replace in a computing system |
| TWI274250B (en) * | 2004-12-17 | 2007-02-21 | Univ Nat Chiao Tung | Bit error rate tester and pseudo random bit sequences generator thereof |
| US7496137B2 (en) * | 2005-05-25 | 2009-02-24 | Advantest Corporation | Apparatus for measuring jitter and method of measuring jitter |
| US7801300B2 (en) * | 2006-01-11 | 2010-09-21 | Panasonic Corporation | Data transmitter and data receiver |
| JP2007215317A (ja) * | 2006-02-09 | 2007-08-23 | Seiko Instruments Inc | スイッチング電源装置 |
| JP4860708B2 (ja) * | 2006-12-27 | 2012-01-25 | 富士通株式会社 | ストリーム暗号方法および暗号システム |
| JP4427068B2 (ja) * | 2007-03-07 | 2010-03-03 | 富士通株式会社 | 擬似乱数発生器、半導体集積回路、該半導体集積回路の設計データを記録した記録媒体、擬似乱数発生器制御方法 |
| US7840865B2 (en) * | 2007-03-23 | 2010-11-23 | Mentor Graphics Corporation | Built-in self-test of integrated circuits using selectable weighting of test patterns |
-
2010
- 2010-02-12 JP JP2010029213A patent/JP5397254B2/ja not_active Expired - Fee Related
- 2010-08-09 US US12/852,831 patent/US8594148B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US8594148B2 (en) | 2013-11-26 |
| US20110200124A1 (en) | 2011-08-18 |
| JP2011166598A (ja) | 2011-08-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102375722B (zh) | 一种真随机数生成方法及发生器 | |
| JP5397254B2 (ja) | 擬似ランダム信号発生装置、通信システム、及び画像形成システム | |
| JP2010252317A (ja) | 通信システム、データ送信装置、およびデータ受信装置 | |
| JP2022042838A (ja) | 誤り率測定装置、及び誤り率測定方法 | |
| Park et al. | Statistical eye diagrams for high-speed interconnects of packages: A review | |
| JP6533069B2 (ja) | データ伝送装置並びに送信装置及び受信装置 | |
| JP2011166598A5 (https=) | ||
| US20120027144A1 (en) | Multi-phase clock switching device and method thereof | |
| JP2010199725A (ja) | データ送信装置及び半導体試験装置 | |
| JP2008191792A (ja) | データ送信装置及びデータ転送装置 | |
| JP4736775B2 (ja) | シリアル通信装置 | |
| JP7668773B2 (ja) | 信号発生装置及びそれを用いたエンファシス切り替え方法 | |
| JP5842633B2 (ja) | 信号伝送装置および信号伝送方法 | |
| JP7731404B2 (ja) | パターン発生装置およびパターン発生方法と誤り率測定装置および誤り率測定方法 | |
| JP2011010178A (ja) | 通信装置 | |
| CN109857687A (zh) | 量测系统及数据传输接口 | |
| JP5056262B2 (ja) | データ送信装置、データ受信装置、データ転送装置、及び電子機器 | |
| JP2012227693A (ja) | Pwm信号生成装置 | |
| US20100238055A1 (en) | Signal transmission system and signal conversion circuit | |
| JP5101426B2 (ja) | ランダムエラー信号発生装置 | |
| JP5388196B2 (ja) | 直流平衡符号生成回路、シリアルデータ伝送装置、直流平衡符号生成方法、そのプログラムおよび記録媒体 | |
| CN113364449B (zh) | 一种自校准分频器 | |
| Evans | Design, implementation, and measurements of a high speed serial link equalizer | |
| JP2011188092A (ja) | クロック乗せ換え回路、及びクロック乗せ換え方法 | |
| JP2004362391A (ja) | データ転送装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130125 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130125 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130924 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131007 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5397254 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |