JP2009545838A5 - - Google Patents

Download PDF

Info

Publication number
JP2009545838A5
JP2009545838A5 JP2009523031A JP2009523031A JP2009545838A5 JP 2009545838 A5 JP2009545838 A5 JP 2009545838A5 JP 2009523031 A JP2009523031 A JP 2009523031A JP 2009523031 A JP2009523031 A JP 2009523031A JP 2009545838 A5 JP2009545838 A5 JP 2009545838A5
Authority
JP
Japan
Prior art keywords
array
data bus
array block
lines
bit lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009523031A
Other languages
English (en)
Japanese (ja)
Other versions
JP5279139B2 (ja
JP2009545838A (ja
Filing date
Publication date
Priority claimed from US11/461,359 external-priority patent/US7463536B2/en
Priority claimed from US11/461,372 external-priority patent/US7570523B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/074903 external-priority patent/WO2008016950A2/en
Publication of JP2009545838A publication Critical patent/JP2009545838A/ja
Publication of JP2009545838A5 publication Critical patent/JP2009545838A5/ja
Application granted granted Critical
Publication of JP5279139B2 publication Critical patent/JP5279139B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009523031A 2006-07-31 2007-07-31 メモリアレイブロック選択のための２本のデータバスを組込んだメモリアレイのための方法および装置 Expired - Fee Related JP5279139B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/461,359 US7463536B2 (en) 2006-07-31 2006-07-31 Memory array incorporating two data busses for memory array block selection
US11/461,359 2006-07-31
US11/461,372 2006-07-31
US11/461,372 US7570523B2 (en) 2006-07-31 2006-07-31 Method for using two data busses for memory array block selection
PCT/US2007/074903 WO2008016950A2 (en) 2006-07-31 2007-07-31 Method and apparatus for memory array incorporating two data busses for memory array block selection

Publications (3)

Publication Number Publication Date
JP2009545838A JP2009545838A (ja) 2009-12-24
JP2009545838A5 true JP2009545838A5 (https=) 2010-09-16
JP5279139B2 JP5279139B2 (ja) 2013-09-04

Family

ID=38997823

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009523031A Expired - Fee Related JP5279139B2 (ja) 2006-07-31 2007-07-31 メモリアレイブロック選択のための２本のデータバスを組込んだメモリアレイのための方法および装置

Country Status (5)

Country Link
EP (1) EP2062264B1 (https=)
JP (1) JP5279139B2 (https=)
KR (1) KR101494333B1 (https=)
TW (1) TWI345791B (https=)
WO (1) WO2008016950A2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2008246442B2 (en) * 2007-05-04 2014-07-03 Technophage, Investigacao E Desenvolvimento Em Biotecnologia, Sa Engineered rabbit antibody variable domains and uses thereof
JP2010218664A (ja) * 2009-03-18 2010-09-30 Toshiba Corp 半導体記憶装置およびその制御方法
IT201900001947A1 (it) * 2019-02-11 2020-08-11 Sk Hynix Inc Struttura di decodificatore per una architettura di memoria
KR102872022B1 (ko) 2020-10-22 2025-10-17 삼성전자주식회사 메모리 장치

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960003526B1 (ko) * 1992-10-02 1996-03-14 삼성전자주식회사 반도체 메모리장치
JP2535911B2 (ja) * 1987-05-29 1996-09-18 日本電気株式会社 半導体メモリ装置
DE3884859T2 (de) * 1987-06-04 1994-02-03 Nippon Electric Co Dynamische Speicherschaltung mit einem Abfühlschema.
JPH0814985B2 (ja) * 1989-06-06 1996-02-14 富士通株式会社 半導体記憶装置
JP3781793B2 (ja) * 1995-01-10 2006-05-31 株式会社ルネサステクノロジ ダイナミック型半導体記憶装置
JPH0973776A (ja) * 1995-09-07 1997-03-18 Mitsubishi Electric Corp 同期型半導体記憶装置
US6603683B2 (en) * 2001-06-25 2003-08-05 International Business Machines Corporation Decoding scheme for a stacked bank architecture
JP2003077276A (ja) * 2001-08-31 2003-03-14 Nec Corp 半導体メモリ
KR100481857B1 (ko) * 2002-08-14 2005-04-11 삼성전자주식회사 레이아웃 면적을 줄이고 뱅크 마다 독립적인 동작을수행할 수 있는 디코더를 갖는 플레쉬 메모리 장치
US7233024B2 (en) * 2003-03-31 2007-06-19 Sandisk 3D Llc Three-dimensional memory device incorporating segmented bit line memory array
JP2005025805A (ja) * 2003-06-30 2005-01-27 Renesas Technology Corp 半導体記憶装置

Similar Documents

Publication Publication Date Title
ATE545134T1 (de) Speichersystem mit sektionalen datenzeilen
JP2013527550A5 (https=)
JP2010263211A (ja) 積層メモリ素子
JP2006048688A5 (https=)
DE102013101218A1 (de) Halbleiterspeichervorrichtung
JP2009545838A5 (https=)
JP2007059026A5 (https=)
US11474727B2 (en) Memory system including a memory controller
JP5197477B2 (ja) 半導体記憶装置
TWI552163B (zh) 包含具有共用的讀取和寫入電路之磚的記憶體裝置
JP4191219B2 (ja) メモリ回路、半導体装置及びメモリ回路の制御方法
CN110176265B (zh) 多层存储器及其制作方法
EP1887582A3 (en) Semiconductor memory with redundant rows and columns and a flexible redundancy architecture
JP2010010369A5 (https=)
JP2019212352A (ja) 半導体記憶装置およびその制御方法
JP5123140B2 (ja) 強誘電体メモリ
CN103177751B (zh) 一种存储器阵列结构
JP2010257552A (ja) 半導体記憶装置
US20160189755A1 (en) Low power memory device
KR20170027493A (ko) 반도체 장치의 레이아웃 구조
KR20160093548A (ko) 반도체 기억 장치 및 데이터 기입 방법
CN107622779B (zh) 一种存储阵列块及半导体存储器
US7965533B2 (en) Semiconductor device including plurality of parallel input/output lines and methods of fabricating and using the same
US20080117659A1 (en) Semiconductor memory device
JP2008097675A (ja) 半導体装置