JP2009530851A - 低誘電率材料のイン・サイチュの裏側ポリマー除去を含むプラズマ誘電エッチング方法 - Google Patents

低誘電率材料のイン・サイチュの裏側ポリマー除去を含むプラズマ誘電エッチング方法 Download PDF

Info

Publication number
JP2009530851A
JP2009530851A JP2009501458A JP2009501458A JP2009530851A JP 2009530851 A JP2009530851 A JP 2009530851A JP 2009501458 A JP2009501458 A JP 2009501458A JP 2009501458 A JP2009501458 A JP 2009501458A JP 2009530851 A JP2009530851 A JP 2009530851A
Authority
JP
Japan
Prior art keywords
process gas
polymer
workpiece
hydrogen
electrostatic chuck
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009501458A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009530851A5 (https=
Inventor
ジェラード エー デルガディーノ
リチャード ハグボーグ
ダグラス エー ジュニア ブッフバーガー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of JP2009530851A publication Critical patent/JP2009530851A/ja
Publication of JP2009530851A5 publication Critical patent/JP2009530851A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/282Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
    • H10P50/283Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/286Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials
    • H10P50/287Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials by chemical means
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00Cleaning of wafers, substrates or parts of devices
    • H10P70/50Cleaning of wafers, substrates or parts of devices characterised by the part to be cleaned
    • H10P70/56Cleaning of wafer backside
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/071Manufacture or treatment of dielectric parts thereof
    • H10W20/081Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
JP2009501458A 2006-03-22 2007-03-14 低誘電率材料のイン・サイチュの裏側ポリマー除去を含むプラズマ誘電エッチング方法 Pending JP2009530851A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/386,428 US7432209B2 (en) 2006-03-22 2006-03-22 Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material
PCT/US2007/006449 WO2007111837A2 (en) 2006-03-22 2007-03-14 Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material

Publications (2)

Publication Number Publication Date
JP2009530851A true JP2009530851A (ja) 2009-08-27
JP2009530851A5 JP2009530851A5 (https=) 2010-04-30

Family

ID=38534046

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009501458A Pending JP2009530851A (ja) 2006-03-22 2007-03-14 低誘電率材料のイン・サイチュの裏側ポリマー除去を含むプラズマ誘電エッチング方法

Country Status (7)

Country Link
US (1) US7432209B2 (https=)
EP (1) EP1997127A4 (https=)
JP (1) JP2009530851A (https=)
KR (1) KR101019931B1 (https=)
CN (1) CN101536155B (https=)
TW (1) TW200741861A (https=)
WO (1) WO2007111837A2 (https=)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7390755B1 (en) 2002-03-26 2008-06-24 Novellus Systems, Inc. Methods for post etch cleans
US7288484B1 (en) 2004-07-13 2007-10-30 Novellus Systems, Inc. Photoresist strip method for low-k dielectrics
US8193096B2 (en) 2004-12-13 2012-06-05 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8129281B1 (en) 2005-05-12 2012-03-06 Novellus Systems, Inc. Plasma based photoresist removal system for cleaning post ash residue
CN1978351A (zh) * 2005-12-02 2007-06-13 鸿富锦精密工业(深圳)有限公司 一种模仁保护膜的去除装置及方法
US7740768B1 (en) * 2006-10-12 2010-06-22 Novellus Systems, Inc. Simultaneous front side ash and backside clean
JP4755963B2 (ja) * 2006-10-30 2011-08-24 株式会社東芝 半導体装置の製造方法
US20080141509A1 (en) * 2006-12-19 2008-06-19 Tokyo Electron Limited Substrate processing system, substrate processing method, and storage medium
US8083963B2 (en) * 2007-02-08 2011-12-27 Applied Materials, Inc. Removal of process residues on the backside of a substrate
US8435895B2 (en) 2007-04-04 2013-05-07 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions
US9732416B1 (en) 2007-04-18 2017-08-15 Novellus Systems, Inc. Wafer chuck with aerodynamic design for turbulence reduction
US20080260946A1 (en) * 2007-04-20 2008-10-23 United Microelectronics Corp. Clean method for vapor deposition process
US8329593B2 (en) * 2007-12-12 2012-12-11 Applied Materials, Inc. Method and apparatus for removing polymer from the wafer backside and edge
US8419964B2 (en) * 2008-08-27 2013-04-16 Novellus Systems, Inc. Apparatus and method for edge bevel removal of copper from silicon wafers
US8591661B2 (en) * 2009-12-11 2013-11-26 Novellus Systems, Inc. Low damage photoresist strip method for low-K dielectrics
US8094428B2 (en) * 2008-10-27 2012-01-10 Hermes-Microvision, Inc. Wafer grounding methodology
CN102064106B (zh) * 2009-11-18 2013-04-17 无锡华润上华半导体有限公司 孔刻蚀中预去除聚合物的方法
US8721797B2 (en) 2009-12-11 2014-05-13 Novellus Systems, Inc. Enhanced passivation process to protect silicon prior to high dose implant strip
US20110143548A1 (en) 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
KR101131740B1 (ko) * 2011-06-20 2012-04-05 주식회사 테라텍 원격 플라즈마 발생장치를 이용한 웨이퍼 뒷면 건식 식각 방법
US9613825B2 (en) 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
KR101276318B1 (ko) * 2011-10-12 2013-06-18 주식회사 테라텍 원격 플라즈마 발생장치를 이용한 웨이퍼 뒷면 건식 식각 방법
US9881788B2 (en) 2014-05-22 2018-01-30 Lam Research Corporation Back side deposition apparatus and applications
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
CN106920727B (zh) * 2015-12-24 2018-04-20 中微半导体设备(上海)有限公司 等离子体处理装置及其清洗方法
KR102528559B1 (ko) 2016-07-26 2023-05-04 삼성전자주식회사 대면적 기판 제조 장치
CN111341657A (zh) * 2018-12-19 2020-06-26 夏泰鑫半导体(青岛)有限公司 等离子体处理方法
CN109727857B (zh) * 2018-12-29 2021-06-15 上海华力集成电路制造有限公司 干法刻蚀方法
CN115244655A (zh) 2020-01-03 2022-10-25 朗姆研究公司 站与站之间的背面弯曲补偿沉积的控制
JP7645891B2 (ja) 2020-01-30 2025-03-14 ラム リサーチ コーポレーション 局所応力調整のためのuv硬化
CN113031409B (zh) * 2021-03-03 2024-12-31 苏州子山半导体科技有限公司 一种氧化钒热成像芯片制造中的聚酰亚胺光刻胶去除方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004281528A (ja) * 2003-03-13 2004-10-07 Tokyo Electron Ltd プラズマ処理方法及びプラズマ処理装置
JP2005327957A (ja) * 2004-05-17 2005-11-24 Sony Corp 半導体装置の製造方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539609A (en) * 1992-12-02 1996-07-23 Applied Materials, Inc. Electrostatic chuck usable in high density plasma
JP2833946B2 (ja) * 1992-12-08 1998-12-09 日本電気株式会社 エッチング方法および装置
US5834371A (en) * 1997-01-31 1998-11-10 Tokyo Electron Limited Method and apparatus for preparing and metallizing high aspect ratio silicon semiconductor device contacts to reduce the resistivity thereof
US7001848B1 (en) * 1997-11-26 2006-02-21 Texas Instruments Incorporated Hydrogen plasma photoresist strip and polymeric residue cleanup process for oxygen-sensitive materials
JP3253604B2 (ja) * 1998-11-13 2002-02-04 セイコーエプソン株式会社 半導体装置の製造方法
US7141757B2 (en) * 2000-03-17 2006-11-28 Applied Materials, Inc. Plasma reactor with overhead RF source power electrode having a resonance that is virtually pressure independent
US6733594B2 (en) * 2000-12-21 2004-05-11 Lam Research Corporation Method and apparatus for reducing He backside faults during wafer processing
US6991739B2 (en) * 2001-10-15 2006-01-31 Applied Materials, Inc. Method of photoresist removal in the presence of a dielectric layer having a low k-value
US6680164B2 (en) * 2001-11-30 2004-01-20 Applied Materials Inc. Solvent free photoresist strip and residue removal processing for post etching of low-k films
US6777334B2 (en) * 2002-07-03 2004-08-17 Taiwan Semiconductor Manufacturing Co., Ltd Method for protecting a wafer backside from etching damage
JP2004079664A (ja) * 2002-08-13 2004-03-11 Seiko Epson Corp エッチング装置および反応生成物の除去方法
US7597816B2 (en) * 2004-09-03 2009-10-06 Lam Research Corporation Wafer bevel polymer removal
US7276447B1 (en) * 2006-04-11 2007-10-02 Applied Materials, Inc. Plasma dielectric etch process including ex-situ backside polymer removal for low-dielectric constant material

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004281528A (ja) * 2003-03-13 2004-10-07 Tokyo Electron Ltd プラズマ処理方法及びプラズマ処理装置
JP2005327957A (ja) * 2004-05-17 2005-11-24 Sony Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
US7432209B2 (en) 2008-10-07
KR20080106474A (ko) 2008-12-05
CN101536155A (zh) 2009-09-16
WO2007111837A2 (en) 2007-10-04
TW200741861A (en) 2007-11-01
US20070224826A1 (en) 2007-09-27
WO2007111837A3 (en) 2008-10-09
EP1997127A2 (en) 2008-12-03
KR101019931B1 (ko) 2011-03-08
EP1997127A4 (en) 2010-06-02
CN101536155B (zh) 2012-03-21

Similar Documents

Publication Publication Date Title
CN101536155B (zh) 一种具有原位背侧聚合物去除的等离子体蚀刻工艺
KR101036087B1 (ko) 낮은 유전상수 물질에 대한 익스-시튜 후면 폴리머 제거를 포함하는 플라즈마 유전체 식각 프로세스
US8383519B2 (en) Etching method and recording medium
CN100419972C (zh) 用于有机硅酸盐玻璃低k介质腐蚀应用的用o2和nh3的蚀刻后光刻胶剥除
US8058178B1 (en) Photoresist strip method for low-k dielectrics
CN1286153C (zh) 一种用于蚀刻晶片的电介质层的方法
JP4825911B2 (ja) 介在チャンバでの脱フッ素化及びウェハ脱フッ素化ステップによるプラズマエッチング及びフォトレジストストリッププロセス
TWI610364B (zh) 圖案化低k介電膜的方法
KR20030024717A (ko) 유기실리케이트 유전층을 포함하는 반도체 웨이퍼에서에칭 후에 수소로 포토레지스트를 박리하는 방법
TW201639029A (zh) 電漿蝕刻方法
US6325861B1 (en) Method for etching and cleaning a substrate
WO2006057236A1 (ja) 基板処理方法および半導体装置の製造方法
KR101179111B1 (ko) 에칭 방법 및 기억 매체
JPH07115085A (ja) プラズマ処理方法
JP4577328B2 (ja) 半導体装置の製造方法
JP4515309B2 (ja) エッチング方法
JP2007251034A (ja) プラズマ処理方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100311

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100312

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110608

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111004

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120104

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120112

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120204

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120213

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120302

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120309

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120710