TW200741861A - Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material - Google Patents

Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material

Info

Publication number
TW200741861A
TW200741861A TW096109236A TW96109236A TW200741861A TW 200741861 A TW200741861 A TW 200741861A TW 096109236 A TW096109236 A TW 096109236A TW 96109236 A TW96109236 A TW 96109236A TW 200741861 A TW200741861 A TW 200741861A
Authority
TW
Taiwan
Prior art keywords
workpiece
backside
electrostatic chuck
polymer
plasma
Prior art date
Application number
TW096109236A
Other languages
English (en)
Chinese (zh)
Inventor
Gerardo A Delgadino
Richard Hagborg
Jr Douglas A Buchberger
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of TW200741861A publication Critical patent/TW200741861A/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
    • H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/286—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials
    • H10P50/287—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials by chemical means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00—Cleaning of wafers, substrates or parts of devices
    • H10P70/50—Cleaning of wafers, substrates or parts of devices characterised by the part to be cleaned
    • H10P70/56—Cleaning of wafer backside
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
TW096109236A 2006-03-22 2007-03-16 Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material TW200741861A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/386,428 US7432209B2 (en) 2006-03-22 2006-03-22 Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material

Publications (1)

Publication Number Publication Date
TW200741861A true TW200741861A (en) 2007-11-01

Family

ID=38534046

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096109236A TW200741861A (en) 2006-03-22 2007-03-16 Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material

Country Status (7)

Country Link
US (1) US7432209B2 (https=)
EP (1) EP1997127A4 (https=)
JP (1) JP2009530851A (https=)
KR (1) KR101019931B1 (https=)
CN (1) CN101536155B (https=)
TW (1) TW200741861A (https=)
WO (1) WO2007111837A2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI610333B (zh) * 2015-12-24 2018-01-01 大陸商中微半導體設備（上海）股份有限公司 等離子體處理裝置及其清洗方法

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7390755B1 (en) 2002-03-26 2008-06-24 Novellus Systems, Inc. Methods for post etch cleans
US7288484B1 (en) 2004-07-13 2007-10-30 Novellus Systems, Inc. Photoresist strip method for low-k dielectrics
US8193096B2 (en) 2004-12-13 2012-06-05 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8129281B1 (en) 2005-05-12 2012-03-06 Novellus Systems, Inc. Plasma based photoresist removal system for cleaning post ash residue
CN1978351A (zh) * 2005-12-02 2007-06-13 鸿富锦精密工业（深圳）有限公司 一种模仁保护膜的去除装置及方法
US7740768B1 (en) * 2006-10-12 2010-06-22 Novellus Systems, Inc. Simultaneous front side ash and backside clean
JP4755963B2 (ja) * 2006-10-30 2011-08-24 株式会社東芝 半導体装置の製造方法
US20080141509A1 (en) * 2006-12-19 2008-06-19 Tokyo Electron Limited Substrate processing system, substrate processing method, and storage medium
US8083963B2 (en) * 2007-02-08 2011-12-27 Applied Materials, Inc. Removal of process residues on the backside of a substrate
US8435895B2 (en) 2007-04-04 2013-05-07 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions
US9732416B1 (en) 2007-04-18 2017-08-15 Novellus Systems, Inc. Wafer chuck with aerodynamic design for turbulence reduction
US20080260946A1 (en) * 2007-04-20 2008-10-23 United Microelectronics Corp. Clean method for vapor deposition process
US8329593B2 (en) * 2007-12-12 2012-12-11 Applied Materials, Inc. Method and apparatus for removing polymer from the wafer backside and edge
US8419964B2 (en) * 2008-08-27 2013-04-16 Novellus Systems, Inc. Apparatus and method for edge bevel removal of copper from silicon wafers
US8591661B2 (en) * 2009-12-11 2013-11-26 Novellus Systems, Inc. Low damage photoresist strip method for low-K dielectrics
US8094428B2 (en) * 2008-10-27 2012-01-10 Hermes-Microvision, Inc. Wafer grounding methodology
CN102064106B (zh) * 2009-11-18 2013-04-17 无锡华润上华半导体有限公司 孔刻蚀中预去除聚合物的方法
US8721797B2 (en) 2009-12-11 2014-05-13 Novellus Systems, Inc. Enhanced passivation process to protect silicon prior to high dose implant strip
US20110143548A1 (en) 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
KR101131740B1 (ko) * 2011-06-20 2012-04-05 주식회사 테라텍 원격 플라즈마 발생장치를 이용한 웨이퍼 뒷면 건식 식각 방법
US9613825B2 (en) 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
KR101276318B1 (ko) * 2011-10-12 2013-06-18 주식회사 테라텍 원격 플라즈마 발생장치를 이용한 웨이퍼 뒷면 건식 식각 방법
US9881788B2 (en) 2014-05-22 2018-01-30 Lam Research Corporation Back side deposition apparatus and applications
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
KR102528559B1 (ko) 2016-07-26 2023-05-04 삼성전자주식회사 대면적 기판 제조 장치
CN111341657A (zh) * 2018-12-19 2020-06-26 夏泰鑫半导体(青岛)有限公司 等离子体处理方法
CN109727857B (zh) * 2018-12-29 2021-06-15 上海华力集成电路制造有限公司 干法刻蚀方法
CN115244655A (zh) 2020-01-03 2022-10-25 朗姆研究公司 站与站之间的背面弯曲补偿沉积的控制
JP7645891B2 (ja) 2020-01-30 2025-03-14 ラム リサーチ コーポレーション 局所応力調整のためのｕｖ硬化
CN113031409B (zh) * 2021-03-03 2024-12-31 苏州子山半导体科技有限公司 一种氧化钒热成像芯片制造中的聚酰亚胺光刻胶去除方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539609A (en) * 1992-12-02 1996-07-23 Applied Materials, Inc. Electrostatic chuck usable in high density plasma
JP2833946B2 (ja) * 1992-12-08 1998-12-09 日本電気株式会社 エッチング方法および装置
US5834371A (en) * 1997-01-31 1998-11-10 Tokyo Electron Limited Method and apparatus for preparing and metallizing high aspect ratio silicon semiconductor device contacts to reduce the resistivity thereof
US7001848B1 (en) * 1997-11-26 2006-02-21 Texas Instruments Incorporated Hydrogen plasma photoresist strip and polymeric residue cleanup process for oxygen-sensitive materials
JP3253604B2 (ja) * 1998-11-13 2002-02-04 セイコーエプソン株式会社 半導体装置の製造方法
US7141757B2 (en) * 2000-03-17 2006-11-28 Applied Materials, Inc. Plasma reactor with overhead RF source power electrode having a resonance that is virtually pressure independent
US6733594B2 (en) * 2000-12-21 2004-05-11 Lam Research Corporation Method and apparatus for reducing He backside faults during wafer processing
US6991739B2 (en) * 2001-10-15 2006-01-31 Applied Materials, Inc. Method of photoresist removal in the presence of a dielectric layer having a low k-value
US6680164B2 (en) * 2001-11-30 2004-01-20 Applied Materials Inc. Solvent free photoresist strip and residue removal processing for post etching of low-k films
US6777334B2 (en) * 2002-07-03 2004-08-17 Taiwan Semiconductor Manufacturing Co., Ltd Method for protecting a wafer backside from etching damage
JP2004079664A (ja) * 2002-08-13 2004-03-11 Seiko Epson Corp エッチング装置および反応生成物の除去方法
JP4656364B2 (ja) * 2003-03-13 2011-03-23 東京エレクトロン株式会社 プラズマ処理方法
JP4380414B2 (ja) * 2004-05-17 2009-12-09 ソニー株式会社 半導体装置の製造方法
US7597816B2 (en) * 2004-09-03 2009-10-06 Lam Research Corporation Wafer bevel polymer removal
US7276447B1 (en) * 2006-04-11 2007-10-02 Applied Materials, Inc. Plasma dielectric etch process including ex-situ backside polymer removal for low-dielectric constant material

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI610333B (zh) * 2015-12-24 2018-01-01 大陸商中微半導體設備（上海）股份有限公司 等離子體處理裝置及其清洗方法

Also Published As

Publication number Publication date
US7432209B2 (en) 2008-10-07
KR20080106474A (ko) 2008-12-05
CN101536155A (zh) 2009-09-16
JP2009530851A (ja) 2009-08-27
WO2007111837A2 (en) 2007-10-04
US20070224826A1 (en) 2007-09-27
WO2007111837A3 (en) 2008-10-09
EP1997127A2 (en) 2008-12-03
KR101019931B1 (ko) 2011-03-08
EP1997127A4 (en) 2010-06-02
CN101536155B (zh) 2012-03-21

Similar Documents

Publication Publication Date Title
TW200741861A (en) Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material
WO2007120573A3 (en) Plasma dielectric etch process including ex-situ backside polumer removal for low-dielectric constant material
JP2009530851A5 (https=)
US9123661B2 (en) Silicon containing confinement ring for plasma processing apparatus and method of forming thereof
TW200624601A (en) Methods and apparatus for tuning a set of plasma processing steps
TW200746289A (en) Post-etch treatment system for removing residue on a substrate
DE60140893D1 (de) Abgestufte obere elektrode für plasmabehandlungsgleichmässigkeit
WO2013015559A2 (ko) 그래핀의 원자층 식각 방법
KR102192281B1 (ko) 순수 환원성 플라즈마에서 높은 종횡비 포토레지스트 제거를 위한 방법
TW200625440A (en) Wafer bevel polymer removal
TW200737345A (en) Method and system for selectively etching a dielectric material relative to silicon
GB2026397A (en) Process for gas plasma vapour etching of aluminium surfaces
JP2009530861A5 (https=)
WO2008147756A4 (en) In-situ photoresist strip during plasma etching of active hard mask
TW200629416A (en) Semiconductor device and fabrication method thereof
TW200641991A (en) Methods for silicon electrode assembly etch rate and etch uniformity recovery
TW200802540A (en) Method and apparatus for providing mask in semiconductor processing
KR20060010845A (ko) 기판에서 포토레지스트를 제거하는 방법
JP2006528418A5 (https=)
US20190252198A1 (en) Method for processing workpiece
WO2007038514A3 (en) Apparatus and method for substrate edge etching
WO2008020191A3 (en) Method for anisotropically plasma etching a semiconductor wafer
TW201539572A (zh) 被處理體之處理方法
TWI570803B (zh) A deep silicon etch method
US20030215962A1 (en) Integration of multiple processes within a single chamber