JP2009522706A5 - - Google Patents

Download PDF

Info

Publication number
JP2009522706A5
JP2009522706A5 JP2008548823A JP2008548823A JP2009522706A5 JP 2009522706 A5 JP2009522706 A5 JP 2009522706A5 JP 2008548823 A JP2008548823 A JP 2008548823A JP 2008548823 A JP2008548823 A JP 2008548823A JP 2009522706 A5 JP2009522706 A5 JP 2009522706A5
Authority
JP
Japan
Prior art keywords
memory cell
voltage level
applying
bit line
word line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008548823A
Other languages
English (en)
Japanese (ja)
Other versions
JP4568365B2 (ja
JP2009522706A (ja
Filing date
Publication date
Priority claimed from US11/321,996 external-priority patent/US7349264B2/en
Priority claimed from US11/320,917 external-priority patent/US7616481B2/en
Application filed filed Critical
Priority claimed from PCT/US2006/062513 external-priority patent/WO2007076451A2/en
Publication of JP2009522706A publication Critical patent/JP2009522706A/ja
Publication of JP2009522706A5 publication Critical patent/JP2009522706A5/ja
Application granted granted Critical
Publication of JP4568365B2 publication Critical patent/JP4568365B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008548823A 2005-12-28 2006-12-21 不揮発性メモリの代替の感知技術 Expired - Fee Related JP4568365B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/321,996 US7349264B2 (en) 2005-12-28 2005-12-28 Alternate sensing techniques for non-volatile memories
US11/320,917 US7616481B2 (en) 2005-12-28 2005-12-28 Memories with alternate sensing techniques
PCT/US2006/062513 WO2007076451A2 (en) 2005-12-28 2006-12-21 Body effect sensing method for non-volatile memories

Publications (3)

Publication Number Publication Date
JP2009522706A JP2009522706A (ja) 2009-06-11
JP2009522706A5 true JP2009522706A5 (de) 2010-02-12
JP4568365B2 JP4568365B2 (ja) 2010-10-27

Family

ID=38197637

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008548823A Expired - Fee Related JP4568365B2 (ja) 2005-12-28 2006-12-21 不揮発性メモリの代替の感知技術

Country Status (5)

Country Link
EP (1) EP1966800A2 (de)
JP (1) JP4568365B2 (de)
KR (1) KR101357068B1 (de)
TW (1) TWI323464B (de)
WO (1) WO2007076451A2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7349264B2 (en) 2005-12-28 2008-03-25 Sandisk Corporation Alternate sensing techniques for non-volatile memories
US7616481B2 (en) 2005-12-28 2009-11-10 Sandisk Corporation Memories with alternate sensing techniques
KR100923810B1 (ko) * 2007-02-22 2009-10-27 주식회사 하이닉스반도체 메모리 소자와 그 동작 방법
US8416624B2 (en) 2010-05-21 2013-04-09 SanDisk Technologies, Inc. Erase and programming techniques to reduce the widening of state distributions in non-volatile memories
JP2014199708A (ja) * 2013-03-14 2014-10-23 株式会社半導体エネルギー研究所 半導体装置の駆動方法
US11049557B2 (en) * 2019-07-19 2021-06-29 Macronix International Co., Ltd. Leakage current compensation in crossbar array

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5602789A (en) * 1991-03-12 1997-02-11 Kabushiki Kaisha Toshiba Electrically erasable and programmable non-volatile and multi-level memory systemn with write-verify controller
JPH08249893A (ja) * 1995-03-07 1996-09-27 Toshiba Corp 半導体記憶装置
KR0169267B1 (ko) * 1993-09-21 1999-02-01 사토 후미오 불휘발성 반도체 기억장치
JP3476952B2 (ja) * 1994-03-15 2003-12-10 株式会社東芝 不揮発性半導体記憶装置
JP2697665B2 (ja) * 1995-03-31 1998-01-14 日本電気株式会社 半導体記憶装置及び半導体記憶装置からのデータ読み出し方法
US5687114A (en) * 1995-10-06 1997-11-11 Agate Semiconductor, Inc. Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cell
JP4246831B2 (ja) * 1999-02-08 2009-04-02 株式会社東芝 半導体集積回路装置のデータ判別方法
US6259627B1 (en) * 2000-01-27 2001-07-10 Multi Level Memory Technology Read and write operations using constant row line voltage and variable column line load
US7630237B2 (en) * 2003-02-06 2009-12-08 Sandisk Corporation System and method for programming cells in non-volatile integrated memory devices

Similar Documents

Publication Publication Date Title
JP4249992B2 (ja) 半導体記憶装置及びメモリセルの書き込み並びに消去方法
TWI698872B (zh) 快閃記憶體的編程方法
KR100965071B1 (ko) 불휘발성 메모리 장치의 프로그램 방법
KR100609669B1 (ko) 감지 시간 제어 장치 및 방법
KR101656384B1 (ko) 불휘발성 메모리 장치의 데이터 기입 방법
US7920420B2 (en) Multi bit flash memory device and method of programming the same
US6954380B2 (en) Programming method of nonvolatile semiconductor memory device
US7855922B2 (en) Memory device bit line sensing system and method that compensates for bit line resistance variations
JP2008545213A (ja) プログラミングメモリデバイス
US8737131B2 (en) Programming memory cells using smaller step voltages for higher program levels
JP2014225310A (ja) 不揮発性半導体記憶装置
US20100118592A1 (en) Nonvolatile semiconductor memory device and method of controlling the same
US20090180323A1 (en) Nonvolatile memory device, program method thereof, and memory system including the same
JP2004185754A (ja) 半導体記憶装置及びメモリセルアレイの消去方法
US20070025158A1 (en) Semiconductor memory device and related programming method
TWI569274B (zh) 堆疊式記憶體陣列裝置之感測操作
WO2011043012A1 (ja) 不揮発性半導体記憶装置、信号処理システム、及び信号処理システムの制御方法、並びに不揮発性半導体記憶装置の書き換え方法
WO2017044165A1 (en) Verify operations using different sense node voltages in a memory device
US7813169B2 (en) Integrated circuit and method to operate an integrated circuit
US8451643B2 (en) Semiconductor memory device rewriting data after execution of multiple read operations
JP2009522706A5 (de)
US8687423B2 (en) Nonvolatile memory device and method of operating the same
US20150070989A1 (en) Nonvolatile semiconductor memory device
US20080112232A1 (en) Method and Apparatus for Fast Programming of Nonvolatile Memory
JP2011187145A (ja) 不揮発性記憶装置及びデータ書き込み方法