JP2009158943A - Soi基板の作製方法 - Google Patents
Soi基板の作製方法 Download PDFInfo
- Publication number
- JP2009158943A JP2009158943A JP2008305901A JP2008305901A JP2009158943A JP 2009158943 A JP2009158943 A JP 2009158943A JP 2008305901 A JP2008305901 A JP 2008305901A JP 2008305901 A JP2008305901 A JP 2008305901A JP 2009158943 A JP2009158943 A JP 2009158943A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- semiconductor film
- single crystal
- crystal semiconductor
- soi substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 415
- 238000000034 method Methods 0.000 title claims description 93
- 238000004519 manufacturing process Methods 0.000 title claims description 64
- 239000004065 semiconductor Substances 0.000 claims abstract description 266
- 239000013078 crystal Substances 0.000 claims abstract description 171
- 238000000926 separation method Methods 0.000 claims abstract description 67
- 238000010438 heat treatment Methods 0.000 claims abstract description 50
- 150000002500 ions Chemical class 0.000 claims abstract description 29
- 239000000463 material Substances 0.000 claims abstract description 14
- 239000012212 insulator Substances 0.000 claims abstract description 13
- 239000011521 glass Substances 0.000 claims description 21
- 238000011282 treatment Methods 0.000 claims description 13
- 238000005229 chemical vapour deposition Methods 0.000 claims description 8
- 230000001678 irradiating effect Effects 0.000 claims description 5
- 238000001947 vapour-phase growth Methods 0.000 claims description 4
- 239000007787 solid Substances 0.000 claims description 2
- 230000007547 defect Effects 0.000 abstract description 8
- 238000003776 cleavage reaction Methods 0.000 abstract description 4
- 230000007017 scission Effects 0.000 abstract description 4
- 239000010408 film Substances 0.000 description 327
- 239000010410 layer Substances 0.000 description 67
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 36
- 229910052710 silicon Inorganic materials 0.000 description 36
- 239000010703 silicon Substances 0.000 description 36
- 239000012535 impurity Substances 0.000 description 22
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 17
- 230000015572 biosynthetic process Effects 0.000 description 16
- 229910052739 hydrogen Inorganic materials 0.000 description 16
- 230000008569 process Effects 0.000 description 16
- 229910021417 amorphous silicon Inorganic materials 0.000 description 14
- 238000005401 electroluminescence Methods 0.000 description 14
- 239000001257 hydrogen Substances 0.000 description 14
- 238000012545 processing Methods 0.000 description 14
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 13
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- 239000011229 interlayer Substances 0.000 description 12
- 239000004973 liquid crystal related substance Substances 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 11
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 10
- 230000006870 function Effects 0.000 description 10
- 239000007789 gas Substances 0.000 description 10
- 238000005468 ion implantation Methods 0.000 description 9
- 238000005530 etching Methods 0.000 description 8
- 239000000370 acceptor Substances 0.000 description 6
- 230000008018 melting Effects 0.000 description 6
- 238000002844 melting Methods 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- -1 hydrogen ions Chemical class 0.000 description 5
- 238000010884 ion-beam technique Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 229910052757 nitrogen Inorganic materials 0.000 description 5
- 239000002356 single layer Substances 0.000 description 5
- 239000007790 solid phase Substances 0.000 description 5
- 230000001133 acceleration Effects 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 238000005259 measurement Methods 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 4
- 238000004151 rapid thermal annealing Methods 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 238000001069 Raman spectroscopy Methods 0.000 description 3
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 3
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000001678 elastic recoil detection analysis Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 230000010355 oscillation Effects 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 238000005001 rutherford backscattering spectroscopy Methods 0.000 description 3
- 238000001878 scanning electron micrograph Methods 0.000 description 3
- 229910000077 silane Inorganic materials 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 2
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910008051 Si-OH Inorganic materials 0.000 description 2
- 229910006358 Si—OH Inorganic materials 0.000 description 2
- 238000005411 Van der Waals force Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 150000001282 organosilanes Chemical class 0.000 description 2
- 238000005192 partition Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- MXSJNBRAMXILSE-UHFFFAOYSA-N [Si].[P].[B] Chemical compound [Si].[P].[B] MXSJNBRAMXILSE-UHFFFAOYSA-N 0.000 description 1
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 239000005407 aluminoborosilicate glass Substances 0.000 description 1
- 239000005354 aluminosilicate glass Substances 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- 239000005388 borosilicate glass Substances 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000003985 ceramic capacitor Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000001887 electron backscatter diffraction Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000005247 gettering Methods 0.000 description 1
- GPRLSGONYQIRFK-UHFFFAOYSA-N hydron Chemical compound [H+] GPRLSGONYQIRFK-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910017464 nitrogen compound Inorganic materials 0.000 description 1
- 150000002830 nitrogen compounds Chemical class 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
- H01L27/1266—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate the substrate on which the devices are formed not being the final device substrate, e.g. using a temporary substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Recrystallisation Techniques (AREA)
Abstract
【解決手段】絶縁体でなる第1の基板上に第1の絶縁膜を介して第1の単結晶半導体膜が設けられた第1のSOI基板と、第1の基板と同じ材料で形成された第2の基板とを用意し、第1の単結晶半導体膜上に第2の単結晶半導体膜を形成し、第2の単結晶半導体膜にイオンを添加して剥離層を形成し、第2の単結晶半導体膜上に接合層として機能する第2の絶縁膜を形成し、第1のSOI基板の表面と第2の基板の表面とを対向させ、第2の絶縁膜の表面と第2の基板の表面とを接合させた後に熱処理を行い、剥離層を境として劈開することにより、第2の基板上に第2の絶縁膜を介して第2の単結晶半導体膜の一部が設けられた第2のSOI基板を形成する。
【選択図】図1
Description
本実施の形態では、本発明のSOI基板の作製方法の一例に関して図面を参照して説明する。
本実施の形態では、複数のSOI基板の作製方法及び基板の利用方法について図面を参照して説明する。
本実施の形態では、上記実施の形態と異なるSOI基板の作製方法について図面を参照して説明する。具体的には、第1の単結晶半導体膜上に半導体膜を成膜し、成膜と同時にエピタキシャル成長(気相成長)させて第2の単結晶半導体膜を形成する方法に関して上記実施の形態と異なる方法について説明する。
本実施の形態では、上記実施の形態で示したSOI基板の作製方法において、剥離用基板となるSOI基板の作製方法の一例に関して図面を参照して説明する。
本実施の形態では、上記実施の形態で作製したSOI基板を用いて、半導体装置を作製する方法を説明する。
101 基板
102 絶縁膜
103 単結晶半導体膜
104 半導体膜
105 剥離層
106 絶縁膜
107 イオンビーム
110 SOI基板
111 基板
113 単結晶半導体膜
114 半導体膜
132 SOI基板
154 単結晶半導体膜
164 単結晶半導体膜
171 単結晶半導体基板
175 剥離層
201 単結晶シリコン層
251 半導体膜
252 半導体膜
254 絶縁膜
255 ゲート電極
256 ゲート電極
257 低濃度不純物領域
258 チャネル形成領域
259 高濃度不純物領域
260 チャネル形成領域
261 サイドウォール絶縁膜
265 レジスト
267 高濃度不純物領域
268 絶縁膜
269 層間絶縁膜
270 配線
302 単結晶半導体膜
320 単結晶半導体膜
322 走査線
323 信号線
324 画素電極
325 TFT
327 層間絶縁膜
328 電極
329 柱状スペーサ
330 配向膜
332 対向基板
333 対向電極
334 配向膜
335 液晶層
340 チャネル形成領域
341 高濃度不純物領域
401 選択用トランジスタ
402 表示制御用トランジスタ
403 半導体膜
404 半導体膜
405 走査線
406 信号線
407 電流供給線
408 画素電極
410 電極
411 電極
412 ゲート電極
413 電極
427 層間絶縁膜
428 隔壁層
429 EL層
430 対向電極
431 対向基板
432 樹脂層
451 チャネル形成領域
452 高濃度不純物領域
500 マイクロプロセッサ
501 演算回路
502 演算回路制御部
503 命令解析部
504 制御部
505 タイミング制御部
506 レジスタ
507 レジスタ制御部
508 バスインターフェース
509 専用メモリ
510 メモリインターフェース
511 RFCPU
512 アナログ回路部
513 デジタル回路部
514 共振回路
515 整流回路
516 定電圧回路
517 リセット回路
518 発振回路
519 復調回路
520 変調回路
521 RFインターフェース
522 制御レジスタ
523 クロックコントローラ
524 インターフェース
525 中央処理ユニット
526 ランダムアクセスメモリ
527 専用メモリ
528 アンテナ
529 容量部
530 電源管理回路
901 携帯電話機
902 表示部
903 操作スイッチ
911 デジタルプレーヤー
912 表示部
913 操作部
914 イヤホン
921 電子ブック
922 表示部
923 操作スイッチ
Claims (9)
- 絶縁体でなる第1の基板上に第1の絶縁膜を介して第1の単結晶半導体膜が設けられた第1のSOI基板と、
前記第1の基板と同じ材料で形成された第2の基板とを用意し、
前記第1の単結晶半導体膜上に第2の単結晶半導体膜を形成し、
前記第2の単結晶半導体膜にイオンを添加して剥離層を形成し、
前記第2の単結晶半導体膜上に第2の絶縁膜を形成し、
前記第2の絶縁膜の表面と前記第2の基板の表面とを接合し、
加熱処理を行うことにより前記剥離層を境として劈開し、前記第2の基板上に前記第2の絶縁膜を介して前記第2の単結晶半導体膜の一部が設けられた第2のSOI基板を形成することを特徴とするSOI基板の作製方法。 - 表面に第1の絶縁膜が形成され、且つ所定の深さに第1の剥離層が形成された半導体基板と、
絶縁体でなる第1の基板と、
前記第1の基板と同じ材料で形成された第2の基板とを用意し、
前記第1の絶縁膜の表面と前記第1の基板の表面とを接合し、
加熱処理を行うことにより前記第1の剥離層を境として劈開し、前記第1の基板上に前記第1の絶縁膜を介して第1の単結晶半導体膜が設けられた第1のSOI基板を形成し、
前記第1の単結晶半導体膜上に第2の単結晶半導体膜を形成し、
前記第2の単結晶半導体膜にイオンを添加して第2の剥離層を形成し、
前記第2の単結晶半導体膜上に第2の絶縁膜を形成し、
前記第2の絶縁膜の表面と前記第2の基板の表面とを接合し、
加熱処理を行うことにより前記第2の剥離層を境として劈開し、前記第2の基板上に前記第2の絶縁膜を介して前記第2の単結晶半導体膜の一部が設けられた第2のSOI基板を形成することを特徴とするSOI基板の作製方法。 - 第1の工程と第2の工程とを有するSOI基板の作製方法であって、
前記第1の工程は、
絶縁体でなる第1の基板上に第1の絶縁膜を介して第1の単結晶半導体膜が形成された第1のSOI基板と、前記第1の基板と同じ材料で形成された第2の基板とを用意し、
前記第1の単結晶半導体膜上に第2の単結晶半導体膜を形成し、
前記第2の単結晶半導体膜にイオンを添加して剥離層を形成し、
前記第2の単結晶半導体膜上に第2の絶縁膜を形成する工程を有し、
前記第2の工程は、
前記第2の絶縁膜の表面と前記第2の基板の表面とを接合させ、
加熱処理を行うことにより前記剥離層を境として劈開し、前記第2の基板上に前記第2の絶縁膜を介して前記第2の単結晶半導体膜の一部が設けられた第2のSOI基板を形成する工程を有し、
前記第2の工程において形成された前記第2のSOI基板を、前記第1の工程における前記第1のSOI基板として利用することを特徴とするSOI基板の作製方法。 - 請求項3において、
前記剥離層を境として劈開した後、前記第1の基板上に残存した前記第2の単結晶半導体膜の表面と、前記第2の基板上に形成された第2の単結晶半導体膜の表面の一方又は両方に平坦化処理を行うことを特徴とするSOI基板の作製方法。 - 請求項4において、
前記平坦化処理として、レーザー光を照射することを特徴とするSOI基板の作製方法。 - 請求項1乃至請求項5のいずれか一項において、
前記第1の基板及び前記第2の基板として、ガラス基板を用いることを特徴とするSOI基板の作製方法。 - 請求項1乃至請求項6のいずれか一項において、
前記第2の単結晶半導体膜は、前記第1の単結晶半導体膜上に半導体膜を形成した後、熱処理を行うことにより前記半導体膜を固層成長させて結晶化することにより形成することを特徴とするSOI基板の作製方法。 - 請求項7において、
前記半導体膜として、非晶質半導体膜を用いることを特徴とするSOI基板の作製方法。 - 請求項1乃至請求項6のいずれか一項において、
前記第2の単結晶半導体膜は、前記第1の単結晶半導体膜上にCVD法を用いて成膜する半導体膜を気相成長させることにより形成することを特徴とするSOI基板の作製方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008305901A JP5503866B2 (ja) | 2007-12-03 | 2008-12-01 | Soi基板の作製方法 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007312668 | 2007-12-03 | ||
JP2007312668 | 2007-12-03 | ||
JP2008305901A JP5503866B2 (ja) | 2007-12-03 | 2008-12-01 | Soi基板の作製方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2009158943A true JP2009158943A (ja) | 2009-07-16 |
JP2009158943A5 JP2009158943A5 (ja) | 2012-01-12 |
JP5503866B2 JP5503866B2 (ja) | 2014-05-28 |
Family
ID=40676162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008305901A Expired - Fee Related JP5503866B2 (ja) | 2007-12-03 | 2008-12-01 | Soi基板の作製方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7781308B2 (ja) |
JP (1) | JP5503866B2 (ja) |
KR (1) | KR101521832B1 (ja) |
TW (1) | TWI437662B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012069817A (ja) * | 2010-09-24 | 2012-04-05 | Tokyo Univ Of Agriculture & Technology | 薄膜半導体基板の製造方法 |
JP2012074680A (ja) * | 2010-08-30 | 2012-04-12 | Semiconductor Energy Lab Co Ltd | 半導体基板の作製方法 |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5459900B2 (ja) * | 2007-12-25 | 2014-04-02 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
JP5654206B2 (ja) * | 2008-03-26 | 2015-01-14 | 株式会社半導体エネルギー研究所 | Soi基板の作製方法及び該soi基板を用いた半導体装置 |
US8048754B2 (en) * | 2008-09-29 | 2011-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate and method for manufacturing single crystal semiconductor layer |
JP5611571B2 (ja) * | 2008-11-27 | 2014-10-22 | 株式会社半導体エネルギー研究所 | 半導体基板の作製方法及び半導体装置の作製方法 |
US8048773B2 (en) * | 2009-03-24 | 2011-11-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing SOI substrate |
KR101731809B1 (ko) * | 2009-10-09 | 2017-05-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 기판의 재생 방법, 재생된 반도체 기판의 제조 방법, 및 soi 기판의 제조 방법 |
JP5706670B2 (ja) * | 2009-11-24 | 2015-04-22 | 株式会社半導体エネルギー研究所 | Soi基板の作製方法 |
JP5755931B2 (ja) | 2010-04-28 | 2015-07-29 | 株式会社半導体エネルギー研究所 | 半導体膜の作製方法、電極の作製方法、2次電池の作製方法、および太陽電池の作製方法 |
US9123529B2 (en) | 2011-06-21 | 2015-09-01 | Semiconductor Energy Laboratory Co., Ltd. | Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate |
KR102206378B1 (ko) * | 2014-06-13 | 2021-01-22 | 인텔 코포레이션 | 웨이퍼 본딩을 위한 표면 캡슐화 |
CN109244260B (zh) * | 2018-09-19 | 2021-01-29 | 京东方科技集团股份有限公司 | 一种显示面板的制备方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000294754A (ja) * | 1999-04-07 | 2000-10-20 | Denso Corp | 半導体基板及び半導体基板の製造方法並びに半導体基板製造装置 |
JP2005005708A (ja) * | 2003-06-11 | 2005-01-06 | Soi Tec Silicon On Insulator Technologies | 異質構造の製造方法 |
JP2005044892A (ja) * | 2003-07-24 | 2005-02-17 | Toshiba Corp | Sgoi基板の製造方法およびひずみsoi基板の製造方法 |
JP2006120782A (ja) * | 2004-10-20 | 2006-05-11 | Shin Etsu Handotai Co Ltd | 半導体ウェーハの製造方法 |
JP2006237235A (ja) * | 2005-02-24 | 2006-09-07 | Shin Etsu Handotai Co Ltd | 半導体ウェーハの製造方法 |
JP2006527478A (ja) * | 2003-06-06 | 2006-11-30 | エス オー イ テク シリコン オン インシュレータ テクノロジース | 有用層で被覆された一対の基板の同時製造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG59963A1 (en) * | 1990-08-03 | 1999-02-22 | Canon Kk | Semiconductor member and process for preparing semiconductor member |
FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
US6251754B1 (en) | 1997-05-09 | 2001-06-26 | Denso Corporation | Semiconductor substrate manufacturing method |
JPH1174209A (ja) | 1997-08-27 | 1999-03-16 | Denso Corp | 半導体基板の製造方法 |
JPH11163363A (ja) | 1997-11-22 | 1999-06-18 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
JP2000124092A (ja) | 1998-10-16 | 2000-04-28 | Shin Etsu Handotai Co Ltd | 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ |
US6455398B1 (en) * | 1999-07-16 | 2002-09-24 | Massachusetts Institute Of Technology | Silicon on III-V semiconductor bonding for monolithic optoelectronic integration |
WO2001011930A2 (en) * | 1999-08-10 | 2001-02-15 | Silicon Genesis Corporation | A cleaving process to fabricate multilayered substrates using low implantation doses |
JP4182323B2 (ja) | 2002-02-27 | 2008-11-19 | ソニー株式会社 | 複合基板、基板製造方法 |
EP1835533B1 (en) | 2006-03-14 | 2020-06-03 | Soitec | Method for manufacturing compound material wafers and method for recycling a used donor substrate |
-
2008
- 2008-11-25 US US12/277,352 patent/US7781308B2/en not_active Expired - Fee Related
- 2008-12-01 JP JP2008305901A patent/JP5503866B2/ja not_active Expired - Fee Related
- 2008-12-01 TW TW097146666A patent/TWI437662B/zh not_active IP Right Cessation
- 2008-12-03 KR KR1020080121871A patent/KR101521832B1/ko active IP Right Grant
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000294754A (ja) * | 1999-04-07 | 2000-10-20 | Denso Corp | 半導体基板及び半導体基板の製造方法並びに半導体基板製造装置 |
JP2006527478A (ja) * | 2003-06-06 | 2006-11-30 | エス オー イ テク シリコン オン インシュレータ テクノロジース | 有用層で被覆された一対の基板の同時製造方法 |
JP2005005708A (ja) * | 2003-06-11 | 2005-01-06 | Soi Tec Silicon On Insulator Technologies | 異質構造の製造方法 |
JP2005044892A (ja) * | 2003-07-24 | 2005-02-17 | Toshiba Corp | Sgoi基板の製造方法およびひずみsoi基板の製造方法 |
JP2006120782A (ja) * | 2004-10-20 | 2006-05-11 | Shin Etsu Handotai Co Ltd | 半導体ウェーハの製造方法 |
JP2006237235A (ja) * | 2005-02-24 | 2006-09-07 | Shin Etsu Handotai Co Ltd | 半導体ウェーハの製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012074680A (ja) * | 2010-08-30 | 2012-04-12 | Semiconductor Energy Lab Co Ltd | 半導体基板の作製方法 |
JP2012069817A (ja) * | 2010-09-24 | 2012-04-05 | Tokyo Univ Of Agriculture & Technology | 薄膜半導体基板の製造方法 |
US8258043B2 (en) | 2010-09-24 | 2012-09-04 | National University Corporation Tokyo University Of Agriculture And Technology | Manufacturing method of thin film semiconductor substrate |
Also Published As
Publication number | Publication date |
---|---|
KR20090057934A (ko) | 2009-06-08 |
TW200947610A (en) | 2009-11-16 |
US7781308B2 (en) | 2010-08-24 |
TWI437662B (zh) | 2014-05-11 |
KR101521832B1 (ko) | 2015-05-20 |
US20090142904A1 (en) | 2009-06-04 |
JP5503866B2 (ja) | 2014-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5503866B2 (ja) | Soi基板の作製方法 | |
JP5394766B2 (ja) | Soi基板の作製方法 | |
JP5849077B2 (ja) | Soi基板の作製方法 | |
KR101561855B1 (ko) | Soi기판의 제작방법 | |
KR101400699B1 (ko) | 반도체 기판 및 반도체 장치 및 그 제조 방법 | |
US7795111B2 (en) | Manufacturing method of SOI substrate and manufacturing method of semiconductor device | |
JP5500833B2 (ja) | Soi基板の作製方法 | |
JP2008294425A (ja) | Soi基板及びその製造方法、並びに半導体装置 | |
KR20100033408A (ko) | 반도체 장치의 제조 방법 | |
JP5500798B2 (ja) | Soi基板の作製方法及び半導体装置の作製方法 | |
JP2010114431A (ja) | Soi基板の作製方法 | |
JP5486781B2 (ja) | 半導体装置の作製方法 | |
JP5386193B2 (ja) | Soi基板の作製方法 | |
US20100173472A1 (en) | Method for manufacturing soi substrate and method for manufacturing semiconductor device | |
US8815657B2 (en) | Method of manufacturing semiconductor device | |
KR20090096353A (ko) | 복합 기판의 제조 장치 및 상기 복합 기판의 제조 장치를 사용한 복합 기판의 제조 방법 | |
JP2010147313A (ja) | Soi基板の作製方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20111014 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111116 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20111116 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130924 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131001 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140304 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140317 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5503866 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |