JP2008547205A5 - - Google Patents

Download PDF

Info

Publication number
JP2008547205A5
JP2008547205A5 JP2008517092A JP2008517092A JP2008547205A5 JP 2008547205 A5 JP2008547205 A5 JP 2008547205A5 JP 2008517092 A JP2008517092 A JP 2008517092A JP 2008517092 A JP2008517092 A JP 2008517092A JP 2008547205 A5 JP2008547205 A5 JP 2008547205A5
Authority
JP
Japan
Prior art keywords
conductive
malleable
metal
well
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008517092A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008547205A (ja
Filing date
Publication date
Priority claimed from US11/329,875 external-priority patent/US7969015B2/en
Application filed filed Critical
Priority claimed from PCT/US2006/023246 external-priority patent/WO2006138423A2/en
Publication of JP2008547205A publication Critical patent/JP2008547205A/ja
Publication of JP2008547205A5 publication Critical patent/JP2008547205A5/ja
Pending legal-status Critical Current

Links

JP2008517092A 2005-06-14 2006-06-14 チップコネクタ Pending JP2008547205A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US69075905P 2005-06-14 2005-06-14
US11/329,875 US7969015B2 (en) 2005-06-14 2006-01-10 Inverse chip connector
US11/329,575 US7884483B2 (en) 2005-06-14 2006-01-10 Chip connector
US11/329,874 US20060278966A1 (en) 2005-06-14 2006-01-10 Contact-based encapsulation
PCT/US2006/023246 WO2006138423A2 (en) 2005-06-14 2006-06-14 Chip connector

Related Child Applications (3)

Application Number Title Priority Date Filing Date
JP2011207007A Division JP5542763B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207006A Division JP5542762B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207005A Division JP5696016B2 (ja) 2005-06-14 2011-09-22 チップコネクタ

Publications (2)

Publication Number Publication Date
JP2008547205A JP2008547205A (ja) 2008-12-25
JP2008547205A5 true JP2008547205A5 (cg-RX-API-DMAC7.html) 2009-07-30

Family

ID=40239700

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2008517092A Pending JP2008547205A (ja) 2005-06-14 2006-06-14 チップコネクタ
JP2011207005A Expired - Lifetime JP5696016B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207006A Expired - Fee Related JP5542762B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207007A Expired - Lifetime JP5542763B2 (ja) 2005-06-14 2011-09-22 チップコネクタ

Family Applications After (3)

Application Number Title Priority Date Filing Date
JP2011207005A Expired - Lifetime JP5696016B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207006A Expired - Fee Related JP5542762B2 (ja) 2005-06-14 2011-09-22 チップコネクタ
JP2011207007A Expired - Lifetime JP5542763B2 (ja) 2005-06-14 2011-09-22 チップコネクタ

Country Status (3)

Country Link
JP (4) JP2008547205A (cg-RX-API-DMAC7.html)
KR (1) KR101191523B1 (cg-RX-API-DMAC7.html)
CN (1) CN101796636B (cg-RX-API-DMAC7.html)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8309396B2 (en) * 2009-01-26 2012-11-13 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for 3D integrated circuit stacking
CN103378031B (zh) * 2012-04-20 2016-02-03 南亚科技股份有限公司 半导体芯片与封装结构以及其形成方法
KR102190382B1 (ko) 2012-12-20 2020-12-11 삼성전자주식회사 반도체 패키지
KR102244435B1 (ko) 2014-09-03 2021-04-26 삼성디스플레이 주식회사 회로판 및 이를 포함하는 전자 장치
EP3235354B1 (en) * 2014-12-16 2024-01-24 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Contacting embedded electronic component via wiring structure in a component carrier's surface portion with homogeneous ablation properties
US20180340056A1 (en) * 2015-08-28 2018-11-29 Hitachi Chemical Company, Ltd. Buffer sheet composition and buffer sheet
JP6424297B2 (ja) * 2016-03-25 2018-11-14 住友精密工業株式会社 充填方法
CN106252318B (zh) * 2016-09-29 2019-01-04 华进半导体封装先导技术研发中心有限公司 植球工艺和结构
JP7148300B2 (ja) * 2018-07-12 2022-10-05 上村工業株式会社 導電性バンプ、及び無電解Ptめっき浴
CN113675722B (zh) * 2021-07-14 2024-10-29 威科赛乐微电子股份有限公司 一种Cap layer层蚀刻优化方法
AU2021480187A1 (en) * 2021-12-22 2024-07-11 Viasat, Inc. Antenna apparatus employing radiation shield for integrated circuits

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07112041B2 (ja) * 1986-12-03 1995-11-29 シャープ株式会社 半導体装置の製造方法
US5608264A (en) * 1995-06-05 1997-03-04 Harris Corporation Surface mountable integrated circuit with conductive vias
JP4026882B2 (ja) * 1997-02-24 2007-12-26 三洋電機株式会社 半導体装置
JPH10270498A (ja) * 1997-03-27 1998-10-09 Toshiba Corp 電子装置の製造方法
JP3731378B2 (ja) * 1999-03-31 2006-01-05 セイコーエプソン株式会社 半導体素子の製造方法、および半導体素子、ならびに実装モジュール
JP2001085600A (ja) * 1999-09-16 2001-03-30 Seiko Epson Corp 半導体チップ、マルチチップパッケージ、半導体装置、並びに電子機器
CN2399842Y (zh) * 1999-10-29 2000-10-04 富士康(昆山)电脑接插件有限公司 电连接器
JP4547523B2 (ja) * 2000-09-25 2010-09-22 太陽誘電株式会社 チップ部品組立体とその製造方法
US6508919B1 (en) * 2000-11-28 2003-01-21 Tokyo Electron Limited Optimized liners for dual damascene metal wiring
US7242099B2 (en) 2001-03-05 2007-07-10 Megica Corporation Chip package with multiple chips connected by bumps
US6732908B2 (en) * 2002-01-18 2004-05-11 International Business Machines Corporation High density raised stud microjoining system and methods of fabricating the same
JP2004047537A (ja) * 2002-07-09 2004-02-12 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
JP2004119773A (ja) * 2002-09-27 2004-04-15 Toshiba Corp 半導体装置及びその製造方法
JP4074862B2 (ja) * 2004-03-24 2008-04-16 ローム株式会社 半導体装置の製造方法、半導体装置、および半導体チップ
JP4551255B2 (ja) * 2005-03-31 2010-09-22 ルネサスエレクトロニクス株式会社 半導体装置

Similar Documents

Publication Publication Date Title
TWI331388B (en) Package substrate, method of fabricating the same and chip package
US6391683B1 (en) Flip-chip semiconductor package structure and process for fabricating the same
CN107424971B (zh) 芯片载体上基于腔体的特征
JP2011515842A (ja) 高密度インターコネクトのためのシリコンパッチ含有マイクロエレクトロニクスパッケージおよびその製造方法
CN101578695A (zh) 半导体元件的安装结构体及半导体元件的安装方法
CN109427755B (zh) 半导体装置组合件和其制造方法
KR20060053168A (ko) 반도체 장치의 제조 방법 및 반도체 장치
CN107104055A (zh) 半导体装置和其制造方法
CN103137582B (zh) 封装件中的凸块导线直连结构
US12334470B2 (en) Chip packaging structure and related inner lead bonding method
TW200926362A (en) Structure of chip and process thereof and structure of flip chip package and process thereof
JP2006310530A (ja) 回路装置およびその製造方法
KR20080037845A (ko) 반도체 패키지 및 그 반도체 패키지의 와이어 루프 형성방법
JP5797873B2 (ja) 熱的および機械的特性が改善されたボンド・パッドを有する集積回路
CN104979300B (zh) 芯片封装结构及其制作方法
CN101494212A (zh) 焊垫结构、包括该焊垫结构的半导体器件及其制造方法
TWI307132B (en) Chip package and fabricating method thereof
US9515034B2 (en) Bond pad having a trench and method for forming
CN115565984B (zh) 一种半导体结构及其形成方法
US7514340B2 (en) Composite integrated device and methods for forming thereof
JP2006222407A (ja) Icチップをボンディングするための構造と方法
WO1998058409A1 (fr) Procede de montage de puce de semi-conducteur, procede de fabrication d'une structure de puce sur puce et procede de fabrication d'une structure de puce sur carte
US9111755B1 (en) Bond pad and passivation layer having a gap and method for forming
TWI339426B (en) Gel-joint encapsulated integrated circuit and a substrate structure are provided
TW200919595A (en) Method of manufacturing semiconductor device