JP2008177531A5 - - Google Patents

Download PDF

Info

Publication number
JP2008177531A5
JP2008177531A5 JP2007279271A JP2007279271A JP2008177531A5 JP 2008177531 A5 JP2008177531 A5 JP 2008177531A5 JP 2007279271 A JP2007279271 A JP 2007279271A JP 2007279271 A JP2007279271 A JP 2007279271A JP 2008177531 A5 JP2008177531 A5 JP 2008177531A5
Authority
JP
Japan
Prior art keywords
substrate
oxide layer
plasma activation
substrates
bonding process
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007279271A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008177531A (ja
Filing date
Publication date
Priority claimed from FR0655608A external-priority patent/FR2910177B1/fr
Application filed filed Critical
Publication of JP2008177531A publication Critical patent/JP2008177531A/ja
Publication of JP2008177531A5 publication Critical patent/JP2008177531A5/ja
Pending legal-status Critical Current

Links

JP2007279271A 2006-12-18 2007-10-26 ダブルプラズマｕｔｂｏｘ Pending JP2008177531A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0655608A FR2910177B1 (fr) 2006-12-18 2006-12-18 Couche tres fine enterree

Publications (2)

Publication Number Publication Date
JP2008177531A JP2008177531A (ja) 2008-07-31
JP2008177531A5 true JP2008177531A5 (enExample) 2011-11-10

Family

ID=38057349

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007279271A Pending JP2008177531A (ja) 2006-12-18 2007-10-26 ダブルプラズマｕｔｂｏｘ

Country Status (10)

Country Link
US (1) US20080145650A1 (enExample)
EP (1) EP1936667B1 (enExample)
JP (1) JP2008177531A (enExample)
KR (1) KR100944235B1 (enExample)
CN (1) CN100527357C (enExample)
AT (1) ATE458270T1 (enExample)
DE (1) DE602007004811D1 (enExample)
FR (1) FR2910177B1 (enExample)
SG (2) SG144023A1 (enExample)
TW (1) TW200847240A (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2931585B1 (fr) * 2008-05-26 2010-09-03 Commissariat Energie Atomique Traitement de surface par plasma d'azote dans un procede de collage direct
US8481406B2 (en) 2010-07-15 2013-07-09 Soitec Methods of forming bonded semiconductor structures
SG177816A1 (en) * 2010-07-15 2012-02-28 Soitec Silicon On Insulator Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
FR2987166B1 (fr) 2012-02-16 2017-05-12 Soitec Silicon On Insulator Procede de transfert d'une couche
FR2992772B1 (fr) 2012-06-28 2014-07-04 Soitec Silicon On Insulator Procede de realisation de structure composite avec collage de type metal/metal
JP6117134B2 (ja) * 2014-03-13 2017-04-19 信越化学工業株式会社 複合基板の製造方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0391227A (ja) * 1989-09-01 1991-04-16 Nippon Soken Inc 半導体基板の接着方法
JP3294934B2 (ja) * 1994-03-11 2002-06-24 キヤノン株式会社 半導体基板の作製方法及び半導体基板
JP3917219B2 (ja) * 1995-12-15 2007-05-23 Ｓｕｍｃｏ Ｔｅｃｈｘｉｖ株式会社 貼り合わせｓｏｉウェーハの製造方法
JP2877800B2 (ja) * 1997-03-27 1999-03-31 キヤノン株式会社 複合部材の分離方法、分離された部材、分離装置、半導体基体の作製方法および半導体基体
US6180496B1 (en) * 1997-08-29 2001-01-30 Silicon Genesis Corporation In situ plasma wafer bonding method
JP3582566B2 (ja) * 1997-12-22 2004-10-27 三菱住友シリコン株式会社 Ｓｏｉ基板の製造方法
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
JPH11251207A (ja) * 1998-03-03 1999-09-17 Canon Inc Ｓｏｉ基板及びその製造方法並びにその製造設備
US6653209B1 (en) * 1999-09-30 2003-11-25 Canon Kabushiki Kaisha Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device
JP2002231692A (ja) * 2001-01-30 2002-08-16 Sony Corp 半導体製造装置
US6780759B2 (en) * 2001-05-09 2004-08-24 Silicon Genesis Corporation Method for multi-frequency bonding
FR2874455B1 (fr) * 2004-08-19 2008-02-08 Soitec Silicon On Insulator Traitement thermique avant collage de deux plaquettes
US6995075B1 (en) * 2002-07-12 2006-02-07 Silicon Wafer Technologies Process for forming a fragile layer inside of a single crystalline substrate
AU2003270040A1 (en) * 2002-08-29 2004-03-19 Massachusetts Institute Of Technology Fabrication method for a monocrystalline semiconductor layer on a substrate
US6911375B2 (en) * 2003-06-02 2005-06-28 International Business Machines Corporation Method of fabricating silicon devices on sapphire with wafer bonding at low temperature
US6833195B1 (en) * 2003-08-13 2004-12-21 Intel Corporation Low temperature germanium transfer
EP1662549B1 (en) * 2003-09-01 2015-07-29 SUMCO Corporation Method for manufacturing bonded wafer
US20050067377A1 (en) * 2003-09-25 2005-03-31 Ryan Lei Germanium-on-insulator fabrication utilizing wafer bonding
WO2005055293A1 (ja) * 2003-12-02 2005-06-16 Bondtech Inc. 接合方法及びこの方法により作成されるデバイス並びに表面活性化装置及びこの装置を備えた接合装置
JP2006080314A (ja) * 2004-09-09 2006-03-23 Canon Inc 結合基板の製造方法
FR2876220B1 (fr) * 2004-10-06 2007-09-28 Commissariat Energie Atomique Procede d'elaboration de structures empilees mixtes, a zones isolantes diverses et/ou zones de conduction electrique verticale localisees.
US7105897B2 (en) * 2004-10-28 2006-09-12 Taiwan Semiconductor Manufacturing Company Semiconductor structure and method for integrating SOI devices and bulk devices
KR100634528B1 (ko) * 2004-12-03 2006-10-16 삼성전자주식회사 단결정 실리콘 필름의 제조방법
KR100601976B1 (ko) * 2004-12-08 2006-07-18 삼성전자주식회사 스트레인 실리콘 온 인슐레이터 구조체 및 그 제조방법
US8138061B2 (en) * 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
JP5128761B2 (ja) * 2005-05-19 2013-01-23 信越化学工業株式会社 Ｓｏｉウエーハの製造方法
US20070042566A1 (en) * 2005-08-03 2007-02-22 Memc Electronic Materials, Inc. Strained silicon on insulator (ssoi) structure with improved crystallinity in the strained silicon layer

Similar Documents

Publication Publication Date Title
JP2012509581A5 (enExample)
JP2008177531A5 (enExample)
JPS62216352A (ja) 半導体装置の製造方法
TWI456637B (zh) 絕緣層上覆矽（ｓｏｉ）基板之製造方法
JP2009111362A5 (enExample)
TW201933538A (zh) 一種半導體產品用絕緣層結構及其製備方法
JP2009135465A5 (enExample)
JP2005537660A5 (enExample)
JP2006080314A5 (enExample)
JP2011510507A5 (enExample)
TW200416813A (en) Method of producing SOI wafer and SOI wafer
KR20170097056A (ko) 복합 기판, 나노카본막의 제작 방법 및 나노카본막
FR3002081A1 (fr) Plaquette composite et son procede de fabrication
JP2010500761A5 (enExample)
JP2003017375A5 (enExample)
TWI884358B (zh) 化學鍵結法、封裝型電子元件及電子裝置之混合接合法
CN104661786B (zh) 涂覆及接合衬底的方法
EP1246238A3 (en) Method of fabricating a bonded substrate
TW200919540A (en) SOI substrate and semiconductor device using the SOI substrate
WO2012137959A1 (ja) 炭化珪素半導体装置の製造方法
JP2011124528A5 (ja) 抵抗メモリの製造方法
CN114122250A (zh) 一种黑化单晶压电复合薄膜及其制备方法
JP2008263084A (ja) 熱分解性窒化硼素複合基板の製造方法
SG162813A1 (en) Double plasma utbox
JP5438910B2 (ja) 貼り合わせ基板の製造方法