JP2008159758A - システムインパッケージ - Google Patents
システムインパッケージ Download PDFInfo
- Publication number
- JP2008159758A JP2008159758A JP2006345714A JP2006345714A JP2008159758A JP 2008159758 A JP2008159758 A JP 2008159758A JP 2006345714 A JP2006345714 A JP 2006345714A JP 2006345714 A JP2006345714 A JP 2006345714A JP 2008159758 A JP2008159758 A JP 2008159758A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- terminal
- module
- package
- connection terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
【解決手段】本発明にかかるSiPは、複数の半導体チップが搭載されるSiPであって複数のSiPに共通に搭載され、少なくともCPUを含む第1のチップ20と、チップ内に形成される配線の接続によって前記システムインパッケージ毎に異なる仕様が実現される第2のチップ30Sと、複数のSiP間において同一形状となるモジュール基板10とを有し、第1のチップ20は、第2のチップ30Sと対向する第1の辺、又は、領域に第1のモジュール内接続端子22aを有し、第2のチップ30Sは、第1のチップ20と対向する第2の辺に第1のチップ20と接続されるの第2のモジュール内接続端子32aを有し、第1のモジュール内接続端子22aと前記第2のモジュール内接続端子32aは、ボンディングワイヤ13で接続されることを特徴とするものである。
【選択図】図1
Description
以下、図面を参照して本発明の実施の形態について説明する。なお、以下の説明において例えばパッドやボンディングワイヤ等の複数あるものについては、図面を簡略化するために全てのものに符号を付すことを省略するが、同じ領域にある同じ形状のものは符号を付したものと同じものである。図1に本実施の形態にかかる半導体装置の平面図を示す。本実施の形態にかかる半導体装置は、CPUを含むシステムが1つのパッケージ内に納められたシステムインパッケージ(以下、単にSiPと称す)である。図1に示すように、本実施の形態にかかるSiP1は、モジュール基板10、第1のチップ(例えば、ASSP(Application Specific Standard Product))20、第2のチップ(例えば、G/A(Gate Array))30Sを有している。
実施の形態2にかかるSiP2は、異なるSiP2間で共通して用いられるASSPがBGAタイプの半導体装置である場合を示すものである。このSiP2の平面図を図9に示す。図9に示すように、SiP2では、実施の形態1におけるASSP20に相当する半導体装置としてASSP50がモジュール基板40上に実装される。そして、ASSP50においてG/A30Sに対向する辺に沿ってモジュール基板40上に第1のモジュール内接続端子42が設けられる。この第1のモジュール内接続端子42は、モジュール基板内に形成される配線層の基板内配線によってASSP50の所定の端子と接続される。そして、実施の形態2においても、G/A30Sの第2のモジュール内接続端子32aは、第1のモジュール内接続端子42とボンディングワイヤ13で接続される。
実施の形態1にかかるSiP1は、BGAタイプの端子を有するSiPであった。これに対して、実施の形態3にかかるSiP3は、ピンタイプの端子を有するSiPである。SiP3の平面図を図12に示す。図12に示すように、SiP3においても、ASSP20とG/A30Sとはボンディングワイヤ13で接続される。そして、ASSP20とG/A30Sとは、インナーリード63上に実装される。また、共通パッド配置領域11に配置されるモジュール側パッドに相当する端子として、モジュール端子61がリードフレームの周囲に配置される。また、個別パッド配置領域12に配置されるモジュール側パッドに相当する端子として、モジュール端子62、62aが配置される。そして、モジュール端子61、62は、ASSP20のチップ側パッド21a及びG/A30Sのチップ側パッド31aとそれぞれボンディングワイヤ13で接続される。なお、SiP3では、モジュール端子61が実施の形態1の第1のモジュール端子14aに相当する端子となり、モジュール端子62が実施の形態1の第2のモジュール端子15aに相当する端子となる。
10 モジュール基板
11 共通パッド配置領域
12 個別パッド配置領域
11a、12a、12b モジュール側パッド
18a〜18d、44a〜44d 配線層
13 ボンディングワイヤ
14 共通仕様端子配置領域
14a 第1のモジュール端子
15 個別仕様端子配置領域
15a 第2のモジュール端子
16 自由端子配置領域
16a モジュール端子
17 支持基板
19 基板内配線
20 ASSP
30S、30M、30L G/Aチップ
21、31 外部インタフェース配置領域
21a、31a チップ側パッド
22、32 内部インタフェース配置領域
22a、32a モジュール内接続端子
40 モジュール基板
42 モジュール内接続端子
43 接続端子
61、62 モジュール端子
63 インナーリード
110 モジュール基板
121 ボンディングパッド
131 モジュール内接続端子
140 デッドスペース
Claims (10)
- 複数の半導体チップが搭載されるシステムインパッケージであって
複数のシステムインパッケージに共通に搭載され、少なくともCPUを含む第1のチップと、
チップ内に形成される配線の接続によって前記システムインパッケージ毎に異なる仕様が実現される第2のチップと、
前記第1のチップと前記第2のチップとが隣り合って搭載され、前記複数のシステムインパッケージ間において同一形状となるモジュール基板とを有し、
前記第1のチップは、前記第1のチップ上であって前記第2のチップと対向する第1の辺、又は、当該第1のチップとは異なる領域であって前記第2のチップと対向する領域に第1のモジュール内接続端子を有し、
前記第2のチップは、前記第2のチップ上であって前記第1のチップと対向する第2の辺に前記第1のチップと接続されるの第2のモジュール内接続端子を有し、
前記第1のモジュール内接続端子と前記第2のモジュール内接続端子は、ボンディングワイヤで接続されることを特徴とするシステムインパッケージ。 - 前記第2のチップは、さらに前記第2の辺と直行する第3の辺とを有し、前記第2の辺は前記複数のシステムインパッケージ間で実質的に同じ長さであって、前記第3の辺は前記複数のシステムインパッケージ間で異なる長さとなることを特徴と請求項1に記載のシステムインパッケージ。
- 前記モジュール基板は、前記第1のチップの前記第1のモジュール内接続端子以外の接続端子と接続される第1のパッケージ端子と、前記第2のチップの前記第2のモジュール内接続端子以外の接続端子と接続される第2のパッケージ端子とを有し、前記第1のパッケージ端子は、前記複数のシステムインパッケージ間で端子位置及び端子機能が同じになるように設定され、前記第2のパッケージ端子は、前記第2のチップの機能に応じて端子位置及び端子機能が設定されることを特徴とする請求項2に記載のシステムインパッケージ。
- 前記モジュール基板は、前記第1のチップの前記第1のモジュール内接続端子以外の接続端子と接続される第1のパッケージ端子と、前記第2のチップの前記第2のモジュール内接続端子以外の接続端子と接続される第2のパッケージ端子とを有し、前記第1のパッケージ端子は、前記複数のシステムインパッケージ間で端子位置及び端子機能が同じになるように設定され、前記第2のパッケージ端子は、前記第2のチップの機能に応じて端子位置及び端子機能が設定されることを特徴とする請求項1に記載のシステムインパッケージ。
- 前記第1、第2のパッケージ端子は、前記モジュール基板が搭載される基板との接続端子であることを特徴とする請求項4に記載のシステムインパッケージ。
- 前記第1、第2のパッケージ端子は、前記第1、第2のチップの搭載面と対向する裏面に形成されることを特徴とする請求項4に記載のシステムインパッケージ。
- 前記第1、第2のパッケージ端子は、前記モジュール基板の側壁から延出して形成されることを特徴とする請求項4に記載のシステムインパッケージ。
- 前記第1モジュール内接続端子と前記第2のモジュール内接続端子との距離は、前記複数のシステムインパッケージ間で実質的に同じ距離であることを特徴とする請求項1に記載のシステムインパッケージ。
- 前記第1のチップは、当該第1のチップの裏面に設けられた端子によって前記モジュール基板と接続されることを特徴とする請求項1に記載の半導体システムインパッケージ。
- 前記モジュール基板は、前記第1のチップの裏面に設けられた端子に接続される配線が形成される配線層を有し、前記第1のモジュール内接続端子は当該配線層を介して前記第1のチップと接続されることを特徴とする請求項1に記載のシステムインパッケージ。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006345714A JP4353976B2 (ja) | 2006-12-22 | 2006-12-22 | システムインパッケージ |
US11/730,253 US7888808B2 (en) | 2006-12-22 | 2007-03-30 | System in package integrating a plurality of semiconductor chips |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006345714A JP4353976B2 (ja) | 2006-12-22 | 2006-12-22 | システムインパッケージ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008159758A true JP2008159758A (ja) | 2008-07-10 |
JP4353976B2 JP4353976B2 (ja) | 2009-10-28 |
Family
ID=39542456
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006345714A Expired - Fee Related JP4353976B2 (ja) | 2006-12-22 | 2006-12-22 | システムインパッケージ |
Country Status (2)
Country | Link |
---|---|
US (1) | US7888808B2 (ja) |
JP (1) | JP4353976B2 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014090332A (ja) * | 2012-10-30 | 2014-05-15 | Mitsubishi Electric Corp | 半導体装置 |
JPWO2013047231A1 (ja) * | 2011-09-30 | 2015-03-26 | 富士電機株式会社 | 半導体装置及びその製造方法 |
JP2016015521A (ja) * | 2010-08-06 | 2016-01-28 | ルネサスエレクトロニクス株式会社 | 半導体装置、電子装置、及び半導体装置の製造方法 |
US10249565B2 (en) | 2010-08-06 | 2019-04-02 | Renesas Electronics Corporation | Semiconductor device that transfers an electric signal with a set of inductors |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8673769B2 (en) * | 2007-06-20 | 2014-03-18 | Lam Research Corporation | Methods and apparatuses for three dimensional integrated circuits |
JP5164532B2 (ja) * | 2007-11-14 | 2013-03-21 | オンセミコンダクター・トレーディング・リミテッド | 半導体モジュールおよび撮像装置 |
JP2010199148A (ja) * | 2009-02-23 | 2010-09-09 | Fujikura Ltd | 半導体センサデバイス及びその製造方法、パッケージ及びその製造方法、モジュール及びその製造方法、並びに電子機器 |
US8295056B2 (en) * | 2009-07-22 | 2012-10-23 | International Business Machines Corporation | Silicon carrier structure and method of forming same |
US8653377B2 (en) * | 2011-04-05 | 2014-02-18 | Raytheon Company | Microelectronic assemblies |
KR101665794B1 (ko) * | 2014-12-22 | 2016-10-13 | 현대오트론 주식회사 | 다이 기반의 차량 제어기 전용 반도체 설계 방법 및 이에 의해 제조되는 차량 제어기 전용 반도체 |
JP6443556B2 (ja) * | 2015-08-31 | 2018-12-26 | アイシン・エィ・ダブリュ株式会社 | 半導体装置及び半導体モジュール |
KR20170070434A (ko) | 2015-12-14 | 2017-06-22 | 삼성전자주식회사 | 반도체 장치의 테스트 구조, 테스트 시스템 및 반도체 장치의 웨이퍼 레벨 테스트 방법 |
US20240006369A1 (en) * | 2022-06-29 | 2024-01-04 | Qualcomm Incorporated | Integrated circuit (ic) packages employing wire bond channel over package substrate, and related fabrication methods |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6044248A (ja) | 1983-08-16 | 1985-03-09 | Yamazaki Mazak Corp | 回転体の位置決め方法 |
JPS61162056A (ja) | 1985-01-12 | 1986-07-22 | Canon Inc | 静電荷像現像用トナ− |
JPH0689962A (ja) * | 1992-02-28 | 1994-03-29 | Mega Chips:Kk | 半導体装置 |
JPH08288453A (ja) | 1995-04-17 | 1996-11-01 | Matsushita Electron Corp | 半導体装置 |
US5789816A (en) * | 1996-10-04 | 1998-08-04 | United Microelectronics Corporation | Multiple-chip integrated circuit package including a dummy chip |
JPH10111864A (ja) | 1996-10-09 | 1998-04-28 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置及びその製造方法 |
US6159765A (en) * | 1998-03-06 | 2000-12-12 | Microchip Technology, Incorporated | Integrated circuit package having interchip bonding and method therefor |
JP2000223657A (ja) | 1999-02-03 | 2000-08-11 | Rohm Co Ltd | 半導体装置およびそれに用いる半導体チップ |
US6838766B2 (en) * | 2000-03-21 | 2005-01-04 | Sanyo Electric Co., Ltd. | Semiconductor device |
WO2002057921A1 (en) | 2001-01-19 | 2002-07-25 | Hitachi,Ltd | Electronic circuit device |
JP2005322109A (ja) * | 2004-05-11 | 2005-11-17 | Renesas Technology Corp | Icカードモジュール |
US7445962B2 (en) * | 2005-02-10 | 2008-11-04 | Stats Chippac Ltd. | Stacked integrated circuits package system with dense routability and high thermal conductivity |
TWI262564B (en) * | 2005-04-29 | 2006-09-21 | Holtek Semiconductor Inc | Multi-functional chip construction |
-
2006
- 2006-12-22 JP JP2006345714A patent/JP4353976B2/ja not_active Expired - Fee Related
-
2007
- 2007-03-30 US US11/730,253 patent/US7888808B2/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016015521A (ja) * | 2010-08-06 | 2016-01-28 | ルネサスエレクトロニクス株式会社 | 半導体装置、電子装置、及び半導体装置の製造方法 |
JP2018026577A (ja) * | 2010-08-06 | 2018-02-15 | ルネサスエレクトロニクス株式会社 | 半導体装置、電子装置、及び半導体装置の製造方法 |
US10249565B2 (en) | 2010-08-06 | 2019-04-02 | Renesas Electronics Corporation | Semiconductor device that transfers an electric signal with a set of inductors |
JPWO2013047231A1 (ja) * | 2011-09-30 | 2015-03-26 | 富士電機株式会社 | 半導体装置及びその製造方法 |
JP2014090332A (ja) * | 2012-10-30 | 2014-05-15 | Mitsubishi Electric Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US20080151484A1 (en) | 2008-06-26 |
US7888808B2 (en) | 2011-02-15 |
JP4353976B2 (ja) | 2009-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4353976B2 (ja) | システムインパッケージ | |
US6730543B2 (en) | Methods for multiple die stack apparatus employing | |
KR101019793B1 (ko) | 반도체 장치 및 그 제조 방법 | |
KR101172527B1 (ko) | 상부면 및 하부면에서 노출된 기판 표면들을 갖는 반도체적층 패키지 어셈블리 | |
TWI442520B (zh) | 具有晶片尺寸型封裝及第二基底及在上側與下側包含暴露基底表面之半導體組件 | |
US7279795B2 (en) | Stacked die semiconductor package | |
US8338929B2 (en) | Stacked-type chip package structure and fabrication method thereof | |
US20140131854A1 (en) | Multi-chip module connection by way of bridging blocks | |
US7489044B2 (en) | Semiconductor package and fabrication method thereof | |
KR20170075125A (ko) | 반도체 패키지 및 제조 방법 | |
US8269329B2 (en) | Multi-chip package | |
US20210272930A1 (en) | Semiconductor package | |
JP2016032099A (ja) | スタック型パッケージオンパッケージ・メモリデバイス | |
TWI515868B (zh) | 可重組的層疊封裝 | |
TW201029147A (en) | Module having stacked chip scale semiconductor packages | |
JP2005217205A (ja) | チップ積層構成の3次元半導体装置及び該装置に用いられるスペーサチップ | |
US8779303B2 (en) | Hybrid package | |
US7859118B2 (en) | Multi-substrate region-based package and method for fabricating the same | |
TW201415587A (zh) | 半導體裝置的熱能管理結構及其製造方法 | |
CN104685624B (zh) | 重组晶圆级微电子封装 | |
US7265442B2 (en) | Stacked package integrated circuit | |
JP3968703B2 (ja) | リードレスパッケージおよび半導体装置 | |
KR101096455B1 (ko) | 방열 유닛 및 그 제조방법과 이를 이용한 스택 패키지 | |
JP2009135204A (ja) | システムインパッケージ | |
US20080164620A1 (en) | Multi-chip package and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20081125 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081202 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090130 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090407 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090608 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090630 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090728 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120807 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130807 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |