JP2007525022A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007525022A5 JP2007525022A5 JP2006543814A JP2006543814A JP2007525022A5 JP 2007525022 A5 JP2007525022 A5 JP 2007525022A5 JP 2006543814 A JP2006543814 A JP 2006543814A JP 2006543814 A JP2006543814 A JP 2006543814A JP 2007525022 A5 JP2007525022 A5 JP 2007525022A5
- Authority
- JP
- Japan
- Prior art keywords
- metal layer
- substrate
- mram
- circuit
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002184 metal Substances 0.000 claims 47
- 239000000758 substrate Substances 0.000 claims 31
- 239000004065 semiconductor Substances 0.000 claims 11
- 238000004519 manufacturing process Methods 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/730,239 US7031183B2 (en) | 2003-12-08 | 2003-12-08 | MRAM device integrated with other types of circuitry |
| PCT/US2004/036290 WO2005060439A2 (en) | 2003-12-08 | 2004-10-29 | Mram device integreated with other circuitry |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007525022A JP2007525022A (ja) | 2007-08-30 |
| JP2007525022A5 true JP2007525022A5 (https=) | 2007-12-13 |
Family
ID=34634115
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006543814A Pending JP2007525022A (ja) | 2003-12-08 | 2004-10-29 | 他の種類の回路と共に集積されたmram装置 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7031183B2 (https=) |
| JP (1) | JP2007525022A (https=) |
| KR (1) | KR20060121146A (https=) |
| CN (1) | CN101133301A (https=) |
| TW (1) | TW200540866A (https=) |
| WO (1) | WO2005060439A2 (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006120824A (ja) * | 2004-10-21 | 2006-05-11 | Renesas Technology Corp | 磁気記憶装置 |
| JP2008235677A (ja) * | 2007-03-22 | 2008-10-02 | Matsushita Electric Ind Co Ltd | 半導体集積回路及び入出力セルの信号端子設計方法 |
| US7629182B2 (en) * | 2007-04-17 | 2009-12-08 | Freescale Semiconductor, Inc. | Space and process efficient MRAM and method |
| US8248840B2 (en) * | 2010-03-26 | 2012-08-21 | Qualcomm Incorporated | Magnetoresistive random access memory (MRAM) with integrated magnetic film enhanced circuit elements |
| KR101111431B1 (ko) * | 2010-08-17 | 2012-02-16 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 이의 제조 방법 |
| CN102376737B (zh) * | 2010-08-24 | 2014-03-19 | 中芯国际集成电路制造(北京)有限公司 | 嵌入mram的集成电路及该集成电路的制备方法 |
| US10109674B2 (en) | 2015-08-10 | 2018-10-23 | Qualcomm Incorporated | Semiconductor metallization structure |
| CN111742366B (zh) * | 2018-06-14 | 2022-08-26 | 华为技术有限公司 | 存储器 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3515363B2 (ja) * | 1998-03-24 | 2004-04-05 | 株式会社東芝 | 半導体装置の製造方法 |
| US5940319A (en) * | 1998-08-31 | 1999-08-17 | Motorola, Inc. | Magnetic random access memory and fabricating method thereof |
| US6055178A (en) * | 1998-12-18 | 2000-04-25 | Motorola, Inc. | Magnetic random access memory with a reference memory array |
| US6153443A (en) * | 1998-12-21 | 2000-11-28 | Motorola, Inc. | Method of fabricating a magnetic random access memory |
| US6165803A (en) * | 1999-05-17 | 2000-12-26 | Motorola, Inc. | Magnetic random access memory and fabricating method thereof |
| US6292389B1 (en) * | 1999-07-19 | 2001-09-18 | Motorola, Inc. | Magnetic element with improved field response and fabricating method thereof |
| US6233172B1 (en) * | 1999-12-17 | 2001-05-15 | Motorola, Inc. | Magnetic element with dual magnetic states and fabrication method thereof |
| US6418046B1 (en) * | 2001-01-30 | 2002-07-09 | Motorola, Inc. | MRAM architecture and system |
| JP2002368196A (ja) * | 2001-05-30 | 2002-12-20 | Internatl Business Mach Corp <Ibm> | メモリセル、記憶回路ブロック、データの書き込み方法及びデータの読み出し方法 |
| JP2002368197A (ja) * | 2001-05-31 | 2002-12-20 | Internatl Business Mach Corp <Ibm> | 不揮発性磁気メモリ・セル及びそれを用いた記憶回路ブロック |
| JP2003151260A (ja) * | 2001-11-13 | 2003-05-23 | Mitsubishi Electric Corp | 薄膜磁性体記憶装置 |
| JP2003243631A (ja) * | 2002-02-18 | 2003-08-29 | Mitsubishi Electric Corp | 薄膜磁性体記憶装置ならびにそれを用いた無線チップ、流通管理システムおよび製造工程管理システム |
| US6518071B1 (en) * | 2002-03-28 | 2003-02-11 | Motorola, Inc. | Magnetoresistive random access memory device and method of fabrication thereof |
| US6906361B2 (en) * | 2002-04-08 | 2005-06-14 | Guobiao Zhang | Peripheral circuits of electrically programmable three-dimensional memory |
-
2003
- 2003-12-08 US US10/730,239 patent/US7031183B2/en not_active Expired - Lifetime
-
2004
- 2004-10-29 CN CNA2004800362736A patent/CN101133301A/zh active Pending
- 2004-10-29 JP JP2006543814A patent/JP2007525022A/ja active Pending
- 2004-10-29 WO PCT/US2004/036290 patent/WO2005060439A2/en not_active Ceased
- 2004-10-29 KR KR1020067011250A patent/KR20060121146A/ko not_active Ceased
- 2004-12-03 TW TW093137531A patent/TW200540866A/zh unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1930946A3 (en) | Wiring substrate and method for manufacturing the same | |
| EP1740025A3 (en) | Wiring board and method for manufacturing the same | |
| WO2007084982A3 (en) | Dual-damascene process to fabricate thick wire structure | |
| JP2006523036A5 (https=) | ||
| TW200739811A (en) | Interconnect structure of an integrated circuit, damascene structure, semiconductor structure and fabrication methods thereof | |
| TW200717672A (en) | Method of manufacturing wiring board | |
| WO2008042566A3 (en) | Semiconductor device with circuits formed with essentially uniform pattern density | |
| JP2009194144A5 (https=) | ||
| WO2009155160A3 (en) | Multi-layer thick metallization structure for a microelectronic device, integrated circuit containing same, and method of manufacturing an integrated circuit containing same | |
| TW200721327A (en) | Semiconductor device and method of manufacturing the same | |
| EP1463111A3 (en) | Multilayer circuit board with semiconductor chip | |
| JP2008511172A5 (https=) | ||
| WO2009071982A3 (en) | Under bump routing layer method and apparatus | |
| JP2008501239A5 (https=) | ||
| TW200701397A (en) | Selective copper alloy interconnections in semiconductor devices and methods of forming the same | |
| JP2018511180A5 (https=) | ||
| JP2014067941A5 (https=) | ||
| JP2007525022A5 (https=) | ||
| WO2006138490A3 (en) | Routingless chip architecture | |
| JP2009260322A5 (ja) | 半導体装置の作製方法 | |
| JP2004048067A5 (https=) | ||
| JP2005197602A5 (https=) | ||
| WO2008007259A3 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
| TW200715525A (en) | Semiconductor integrated circuit device and method for manufacturing same | |
| JP2011003675A5 (ja) | 半導体装置の製造方法 |