JP2007019215A - 半導体装置及びその製法 - Google Patents

半導体装置及びその製法 Download PDF

Info

Publication number
JP2007019215A
JP2007019215A JP2005198447A JP2005198447A JP2007019215A JP 2007019215 A JP2007019215 A JP 2007019215A JP 2005198447 A JP2005198447 A JP 2005198447A JP 2005198447 A JP2005198447 A JP 2005198447A JP 2007019215 A JP2007019215 A JP 2007019215A
Authority
JP
Japan
Prior art keywords
electrode layer
igbt
region
semiconductor element
lower electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005198447A
Other languages
English (en)
Inventor
Katsuyuki Torii
克行 鳥居
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP2005198447A priority Critical patent/JP2007019215A/ja
Priority to US11/994,514 priority patent/US7847316B2/en
Priority to EP06729669A priority patent/EP1906452B1/en
Priority to CN2006800010134A priority patent/CN101040386B/zh
Priority to PCT/JP2006/305702 priority patent/WO2007007445A1/ja
Publication of JP2007019215A publication Critical patent/JP2007019215A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/071Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45155Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48647Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48747Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48817Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48824Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48847Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • H01L2924/13033TRIAC - Triode for Alternating Current - A bidirectional switching device containing two thyristor structures with common gate contact
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

【課題】下部IGBTと上部IGBTとを半田により良好に固着すると共に、下部IGBTとワイヤとを強固に接続して、信頼性の高い半導体装置を形成する。
【解決手段】下部IGBT(1)に固着された下部電極層(5)と、下部電極層(5)に固着された上部電極層(6)と、上部電極層(6)に固着された上部IGBT(2)と、上部電極層(6)と上部IGBT(2)とを接続する半田(7)とを備える。下部電極層(5)と上部電極層(6)とを異なる材質により形成し、上部電極層(6)に設けた切欠部(36)から外部に部分的に露出する結線領域(15)を下部電極層(5)の上面(5a)に設け、結線領域(15)にワイヤ(8)を接続する。上部電極層(6)を半田付け性に優れた材質により形成し、下部電極層(5)をワイヤ(8)との接続強度の高い材質により形成することができる。
【選択図】図1

Description

本発明は、半導体装置、特に複数の半導体素子を積重して小型化できる半導体装置に関する。
金属製の支持板と、支持板上に順次積層された第1のトランジスタ及び第2のトランジスタと、支持板上に順次積層された第3のトランジスタ及び第4のトランジスタと、第1のトランジスタ及び第2のトランジスタと第3のトランジスタ及び第4のトランジスタとの間で支持板上に固着された制御回路(制御IC)とを備え、第1のトランジスタ及び第2のトランジスタと、第3のトランジスタ及び第4のトランジスタとにより、H型ブリッジ回路を構成する半導体装置は、下記特許文献1により公知である。特許文献1によれば、第1のトランジスタと第2のトランジスタとを積重すると共に、第3のトランジスタと第4のトランジスタとを積重することにより、支持板の占有面積を減少しつつ集積度を向上することができる。
また、特許文献1の半導体装置では、第1のトランジスタ及び第3のトランジスタの上面に形成された上面電極と第2のトランジスタ及び第4のトランジスタの下面に形成された下面電極とを半田により固着すると共に、第1のトランジスタ及び第3のトランジスタの上面に形成された上面電極と制御回路の上面電極及び支持板の周囲に配置された複数の外部リードとをワイヤにより接続している。第1のトランジスタと第2のトランジスタ及び第3のトランジスタと第4のトランジスタとを半田により電気的に互いに接続するので、電流の結線経路を短縮して、電流の結線経路の延長によるノイズ発生及び電力損失を抑制することができる。また、ワイヤ結線を簡素化できる。
国際公開第2005/018001号公報
しかしながら、下方に配置される第1のトランジスタ及び第3のトランジスタの上面電極は、第2のトランジスタ及び第4のトランジスタの下面電極との半田による接続に適した金属又はワイヤとの接続に適した金属の何れかにより形成されていた。半田付け性に優れたニッケル又は銅等の金属から成る電極は、アルミニウム又は金等の金属から成るワイヤとの接続性が劣っている。また、ワイヤとの接続強度が高いアルミニウム等の金属から成る電極は、鉛又は錫等の金属から成る半田との接続性(半田濡れ性)が劣っている。このため、上記特許文献1の半導体装置では、半田付け強度とワイヤ接続強度の両方が高く得られる半導体装置を実現することが困難であった。
よって、本発明は、ワイヤ及び半田との接続性の高い電極を有する半導体装置を提供することを目的とする。
本発明の半導体装置は、下部半導体素子(1)と、下部半導体素子(1)の上面(1a)に形成された下部電極層(5)と、下部電極層(5)の上面(5a)に形成された上部電極層(6)と、上部電極層(6)の上面(6a)に固着された上部半導体素子(2)と、上部電極層(6)と上部半導体素子(2)とを固着する接着剤層(7)とを備えている。下部電極層(5)の上面(5a)と上部電極層(6)の上面(6a)とを異なる材質により形成し、上部電極層(6)から外部に部分的に露出する結線領域(15)を下部電極層(5)の上面(5a)に設け、結線領域(15)にリード細線(8)の端部を接続する。
本発明の半導体装置の製法は、下部半導体素子(1)の上面(1a)に下部電極層(5)を形成する工程と、下部電極層(5)の上面(5a)とは異なる材質により成る上面(6a)を有する上部電極層(6)を下部電極層(5)の上面(5a)に形成する工程と、上部電極層(6)に切欠部(36)を設けて切欠部(36)を通じて外部に部分的に露出する結線領域(15)を下部電極層(5)の上面(5a)に形成する工程と、接着剤(7)により上部電極層(6)の上面(6a)に上部半導体素子(2)を固着する工程と、結線領域(15)にリード細線(8)の端部を接続する工程とを含む。
下部半導体素子(1)と上部半導体素子(2)との間に設けられる下部電極層(5)の上面(5a)と上部電極層(6)の上面(6a)を異なる材質により形成するので、上部電極層(6)の上面(6a)を半田付け性に優れた材質により形成し、下部電極層(5)の上面(5a)をリード細線(8)との接続強度の高い材質により形成できる。このため、下部半導体素子(1)と上部半導体素子(2)とを半田等から成る接着剤層(7)により良好に固着すると共に、下部半導体素子(1)とリード細線(8)とを強固に接続して、信頼性の高い半導体装置を形成することができる。
本発明によれば、上部半導体素子と下部半導体素子との半田付け強度と、ワイヤ接続強度との両方が高く得られる半導体装置を実現することができる。
以下、本発明による半導体装置の実施の形態を図1〜図12について説明する。
図1に示すように、本実施の形態の半導体装置は、下部半導体素子としての下部IGBT(絶縁ゲート型バイポーラトランジスタ)(1)と、下部IGBT(1)の上面(1a)に形成された下部電極層(5)と、下部電極層(5)と離間して下部IGBT(1)の上面(1a)に形成された離間電極層(ゲートパッド)(18)と、下部電極層(5)の上面(5a)に形成された上部電極層(6)と、上部電極層(6)の上面(6a)に接着剤層としての半田(7)により固着された上部半導体素子としての上部IGBT(2)と、上部IGBT(2)の上面(2a)に形成された最上部電極層(27)と、上部電極層(6)、離間電極層(18)及び下部電極層(5)等の一部を被覆する非導電性の保護膜(9)と、最上部電極層(27)等の一部を被覆する非導電性の保護膜(29)とを備える。下部電極層(5)は、上部電極層(6)に設けた切欠部(36)と保護膜(9)に設けた開口部(19)とにより、外部に露出する結線領域(15)を有する。結線領域(15)は、平坦に形成され、リード細線としてのワイヤ(8)の一方の端部が接続(ワイヤボンディング)される。
図2に示すように、下部IGBT(1)は、シリコン単結晶基板等から成る下部半導体基板(51)と、下部半導体基板(51)の上面(51a)に形成された例えば二酸化シリコンから成るゲート絶縁膜(24)と、下部半導体基板(51)の上面(51a)にゲート絶縁膜(24)を介して形成された例えばポリシリコンから成るゲート電極(制御電極)(25)と、ゲート電極(25)と下部電極層(5)とを電気的に絶縁する層間絶縁膜(26)と、下部半導体基板(51)の下面(51b)に形成された例えばアルミニウムとニッケルとを積層して成るコレクタ電極(底面電極)(13)とを備える。
下部半導体基板(51)は、下部半導体基板(51)の下面(51b)に隣接して形成されたP+型半導体領域から成るコレクタ領域(31)と、コレクタ領域(31)に隣接して上方に形成されたN−型バッファ領域(32)と、N−型バッファ領域(32)に隣接して上方に形成されたN型ベース領域(30)と、下部半導体基板(51)の上面(51a)に隣接してN型ベース領域(30)内に形成されたP型ベース領域(33)と、下部半導体基板(51)の上面(51a)に隣接してP型ベース領域(33)内に形成されたN型エミッタ領域(34)とを備えている。N型エミッタ領域(34)とN型ベース領域(30)との間に挟まれたP型ベース領域(33)の上には、ゲート絶縁膜(24)を介してゲート電極(25)が形成されており、周知のチャネル領域を形成する。図2に示すように、ゲート電極(25)と下部電極層(5)とを電気的に絶縁する層間絶縁膜(26)には、開口部(26a)が形成され、下部電極層(5)は、開口部(26a)を通じてN型エミッタ領域(34)とP型ベース領域(33)に電気的に接続され、エミッタ電極を構成する。
図3及び図4は、下部半導体基板(51)の上面(51a)を示す。図3に示すように、P型ベース領域(33)は、下部半導体基板(51)の平面方向に対して(平面的に見て)、N型ベース領域(30)内に格子状又はストライプ状に並列して配置されている。また、N型エミッタ領域(34)はP型ベース領域(33)の縁部に沿って互いに対抗するように配置されている。また、ゲート電極(25)は、隣り合うP型ベース領域(33)に跨るようにP型ベース領域(33)の間にストライプ状に形成されている。これにより、半導体素子の活性領域の最小単位であるセル(20a)が形成されている。本実施の形態の半導体装置では、N型エミッタ領域(34)が下部半導体基板(51)の中央側にのみ形成されており、下部半導体基板(51)の外周側にはN型エミッタ領域(34)が形成されていない。このため、図4に示すように、下部IGBT(1)の上面(1a)には、複数のセル(20a)が形成されたセル形成領域(20)と、セル(20a)が形成されていない非形成領域(44)とが形成される。セル形成領域(20)は、下部IGBT(1)の中央側に形成され、非形成領域(44)はセル形成領域(20)を包囲するように下部IGBT(1)の外周側に環状に形成されている。なお、P型ベース領域(33)は、N型ベース領域(30)内に島状に形成してもよい。
また、下部半導体基板(51)の上面(51a)には、ゲート電極(25)と離間電極層(18)とを電気的に接続するゲートバスライン(43)が下部半導体基板(51)の周面に沿って形成される。離間電極層(18)及びゲートバスライン(43)は、アルミニウム等の導電性金属により形成され、ストライプ状に形成されたゲート電極(25)の延長部分を被覆して、ゲート電極(25)と電気的に接続される。即ち、離間電極層(18)及びゲートバスライン(43)は、下部半導体基板(51)の上面(51a)でポリシリコンとアルミニウムとの積層構造を有する。
上部IGBT(2)は、平面的に見て、下部IGBT(1)の上面(1a)及び下面(1b)と比較して小さい面積の上面(2a)及び下面(2b)を有する。図示しないが、上部IGBT(2)は、複数のセルが形成されたセル形成領域(20)を上面(52a)に有する上部半導体基板(52)と、上部半導体基板(52)の上面(52a)に形成されたゲート絶縁膜と、上部半導体基板(52)の上面(52a)にゲート絶縁膜を介して形成されたゲート電極と、セルに電気的に接続された最上部電極層(エミッタ電極)(27)と、ゲート電極と最上部電極層(27)とを電気的に絶縁する層間絶縁膜と、上部半導体基板(52)の下面(52b)に形成されたコレクタ電極(14)とを有する。上部IGBT(2)は、下部IGBT(1)と同様にセル形成領域(20)を半導体基板(52)の中央側にのみ形成してもよいし、セル形成領域(20)を半導体基板(52)の全体に形成してもよい。
下部IGBT(1)の下部電極層(5)は、N型エミッタ領域(34)とP型ベース領域(33)とに電気的に接続される。また、下部電極層(5)は、平面的に見て、セル形成領域(20)の外周側にまで延伸し、非形成領域(44)の上面の一部も被覆している。上部電極層(6)は、下部電極層(5)の上面(5a)に形成されており、セル形成領域(20)の外周側にまで延伸し、平面的に見て、非形成領域(44)の上面の一部も被覆している。即ち、セル形成領域(20)は、平面的に見て、セル形成領域(20)及び非形成領域(44)の外周縁よりも下部半導体基板(51)の中心側に配置されている。
また、少なくとも下部電極層(5)の上面(5a)と上部電極層(6)の上面(6a)とを異なる材質により形成し、下部電極層(5)は、ワイヤ(8)を形成する金属との接着性の高い金属により上部電極層(6)に隣接して形成された結線層(23)を有し、上部電極層(6)は、半田(7)を形成する金属との接着性の高い金属により半田(7)に隣接して形成された固着層(21)を有する。本実施の形態では、図2に示すように、下部電極層(5)は、結線層(23)のみにより構成され、結線層(23)は、ワイヤ(8)を形成するアルミニウムとの接着性の高い同じアルミニウム(Al)又はシリコン含有アルミニウムにより形成される。これに対し、上部電極層(6)は、半田(7)との密着性に優れた例えばニッケル(Ni)から成る固着層(21)と、固着層(21)と下部電極層(5)との間に形成される例えばチタン(Ti)から成る介在層(22)とを備え、固着層(21)が上部電極層(6)の上面(6a)を形成する。下部電極層(5)を上部電極層(6)と同様に複数の異なる材質からなる積層構造としてもよい。
本実施の形態では、上部電極層(6)の固着層(21)を半田(7)との濡れ性(相性)に優れたニッケルにより形成したが、半田(7)との濡れ性に優れた他の金属材(例えば金)によって形成してもよい。また、下部電極層(5)についても、同様にアルミニウム以外の他の金属を使用してもよい。上部電極層(6)の介在層(22)は、固着層(21)及び下部電極層(5)の結線層(23)の双方の材質との相性により適宜に材質が決定される。
保護膜(9,29)は、PIF(ポリイミドフィルム)又はPBO(ポリベンズオキサゾール)等の耐熱性材料により形成され、下部IGBT(1)に設けられる保護膜(9)は、下部電極層(5)の結線領域(15)を外部に露出する開口部(19)を有し、上部IGBT(2)に設けられる保護膜(29)は、最上部電極層(27)の結線領域(35)を外部に露出する開口部(39)を有する。保護膜(9,29)は、イオン等の不純物から下部IGBT(1)及び上部IGBT(2)の半導体表面を保護する。上部IGBT(2)の上面(2a)に形成された最上部電極層(27)は、下部電極層(5)と同様に、ワイヤ(8)を形成する金属との接着性の高い金属により形成される。
図1に示すように、下部電極層(5)の結線領域(15)は、下部IGBT(1)のエミッタ電極のワイヤ接続領域(ワイヤボンディングパッド)を構成し、ワイヤ(8)により外部素子等と接続される。また、保護膜(9)の開口部(19)に露出した上部電極層(6)の上面(6a)は、上部IGBT(2)の半田付け領域(ダイボンディングパッド)を構成し、上部IGBT(2)のコレクタ電極(14)と電気的に接続される。即ち、上部IGBT(2)が固着する上部電極層(6)の固着領域(16)は、半田付け性に優れたニッケル電極面となり、ワイヤ(8)が接続される結線領域(15)は、ワイヤ(8)の接続性に優れたアルミニウム電極面となる。本発明では、下部IGBT(1)と上部IGBT(2)との間に設けられる下部電極層(5)の上面(5a)と上部電極層(6)の上面(6a)とを異なる材質により形成するので、上部電極層(6)の上面(6a)を半田付け性に優れた材質により形成し、下部電極層(5)の上面(5a)をワイヤ(8)との接続強度の高い材質により形成できる。このため、下部IGBT(1)と上部IGBT(2)とを半田(7)により良好に固着すると共に、下部IGBT(1)とワイヤ(8)とを強固に接続して、信頼性の高い半導体装置(10)を形成することができる。本発明でいう接着剤は、半田材、ろう材及び銀ペースト等の接着剤を含み、特に導電性を有することが望ましい。なお、半田材として、鉛を含まない錫、銀、銅若しくはアルミニウム等の材料からなる鉛フリー半田が使用されるが、錫及び鉛からなる一般半田又は他の周知の半田を使用してもよい。ワイヤ(8)は、例えば金、アルミニウム又はシリコン含有アルミニウムから成る周知のワイヤが使用できる。
図1の半導体装置(10)を製造する際に、複数のセル(20a)を形成したセル形成領域(20)を上面(1a)の中央側に設けた下部IGBT(1)と、下部IGBT(1)と同様にセル形成領域を上面(2a)に設けた上部IGBT(2)とを形成する。図3に示すように、下部IGBT(1)のセル形成領域(20)は、下部半導体基板(51)の上面(51a)の中央側に形成され、セル形成領域(20)を包囲して非形成領域(44)が環状に形成される。下部IGBT(1)及び上部IGBT(2)のような半導体素子の製法は公知であり、説明を省略する。
図5に示すように、アルミニウムから成る下部電極層(5)がCVD又はPVD等の蒸着法、スパッタ法又はメッキ法等の周知の方法により、下部半導体基板(51)の上面(51a)に形成される。次に、下部電極層(5)の上面(5a)に図示しないエッチングマスクを形成し、エッチングマスクに形成された開口を通じて、アルミニウムを溶解するリン酸系エッチング液等のアルミエッチング液により、離間電極層(18)と下部電極層(5)との間の離間部(37)を含む下部電極層(5)の不要な部分を除去する。下部電極層(5)は、平面的に見て、セル形成領域(20)の外周側にまで延伸し、非形成領域(44)の上面の一部も被覆している。また、離間電極層(18)は、非形成領域(44)の上面に形成される。
続いて、図6に示すように、上部電極層(6)のチタンから成る介在層(22)とニッケルから成る固着層(21)とが下部電極層(5)と同様の方法により、順次に下部電極層(5)の上面(5a)に形成される。この後、図7に示すように、上部電極層(6)の上面(6a)に図示しないエッチングマスクを形成し、エッチングマスクに形成された開口を通じて、チタンとニッケルとを同時に溶解する塩酸系エッチング液等の金属エッチング液により上部電極層(6)の不要な部分を除去する。異なるエッチング液により、チタンとニッケルとを順次にエッチングしてもよい。これにより、下部IGBT(1)の上面(1a)に下部電極層(5)と上部電極層(6)とを積重する。また、エッチングにより上部電極層(6)に設けた切欠部(36)により、上部電極層(6)に被覆されない結線領域(15)が下部電極層(5)に形成される。このとき、上部電極層(6)は、セル形成領域(20)の外周縁よりも下部半導体基板(51)の外周側、即ち非形成領域(44)の上側をエッチング除去する。このため、上部電極層(6)は、セル形成領域(20)の外周側にまで延伸し、平面的に見て非形成領域(44)の上面の一部も被覆している。また、図7に示すように、下部電極層(5)の結線領域(15)は、下部半導体基板(51)のセル形成領域(20)よりも外側に形成される。
エッチング液により上部電極層(6)をエッチングした際に、上部電極層(6)と共に下部電極層(5)が侵蝕されることがあるが、上部電極層(6)をセル形成領域(20)の外周縁よりも下部半導体基板(51)の外周側でエッチング除去するため、上部電極層(6)のエッチングによって電気的特性が損なわれることを防止することができる。また、セル形成領域(20)でのセル(20a)のエッチング損傷を防止することができる。即ち、下部電極層(5)は、多数のセル(20a)のP型ベース領域(33)及びN型エミッタ領域(34)を相互に電気的に接続しているため、セル形成領域(20)の上に形成された下部電極層(5)がエッチングされると、下部IGBT(1)の電気的特性を損なうおそれがある。これに対し、下部IGBT(1)のセル形成領域(20)の外側に延伸する非形成領域(44)は、ボンディングパッドと成る結線領域(15)等を構成する部分であり、万一上部電極層(6)のエッチングによって侵蝕されることがあっても、電気的特性に影響を受けることが極めて少ない。よって、電気的特性が安定して得られる信頼性の高い半導体装置を形成することができる。
次に、保護膜(9)により、上部電極層(6)、離間電極層(18)及び下部電極層(5)の一部を被覆する。保護膜(9)は、結線領域(15)と離間電極層(18)との2つのボンディングパッドと、固着領域(16)のパッドとに開口部(19)を有する。図8に示すように、固着領域(16)の開口部(19)を通じて、下部IGBT(1)に上部IGBT(2)が半田(7)により固着される。上部IGBT(2)には、最上部電極層(27)、保護膜(29)及びコレクタ電極(14)が予め形成される。図9に示すように、保護膜(9)は、下部IGBT(1)の固着領域(16)の外周に環状に形成され、上部IGBT(2)を固着する際の位置決め効果を有する。この結果、図1に示すように、上部IGBT(2)が下部IGBT(1)の所定位置に精度よく半田付けされる。また、固着領域(16)を包囲する保護膜(9)は、半田(7)の流れ出しを防止できる。この結果、半田(7)は、上部電極層(6)の上面に比較的厚く形成され、半導体装置(10)を動作させたときに発生する熱を良好に放熱することができる。
また、下部半導体基板(51)の下面(51b)に形成されたコレクタ電極(13)は、支持板(45)の上面に半田を介して固着される。更に、図1に示すように、下部IGBT(1)及び上部IGBT(2)の結線領域(15,35)と離間電極層(18)は、図示しない外部素子又は外部リードに接続されたワイヤ(8)の端部が接続される。これにより、半導体装置(10)が完成する。
図10は、図1に示す半導体装置(10)により図11に示すH型ブリッジ回路を単一の半導体装置で構成した本発明の実施例を示す。H型ブリッジ回路は、ハイサイド側の下部IGBT(1)及び他の下部IGBT(3)と、ローサイド側の上部IGBT(2)及び他の上部IGBT(4)とを備える。下部IGBT(1)と上部IGBT(2)との第1積層体と、他の下部IGBT(3)と他の上部IGBT(4)との第2積層体とは、放熱性を有する銅又はアルミニウム等の金属製の支持板(45)の上に固着される。下部IGBT(1)から他の上部IGBT(4)までのスイッチング動作を制御する制御装置(40)を備え、制御装置(40)の表面電極又は支持板(45)の周囲に配置された複数の外部リード(42)と、下部IGBT(1)及び上部IGBT(2)の結線領域(エミッタ電極)(15,35)と離間電極層(ゲート電極)(18)とをワイヤ(8)により接続する。図10に示すように、制御装置(40)は、第1積層体と第2積層体との間で支持板(45)上に固着されている。下部IGBT(1)の下部電極層(エミッタ電極)(5)と上部IGBT(2)のコレクタ電極(14)との接続点(A1)と、他の下部IGBT(3)の下部電極層(エミッタ電極)と他の上部IGBT(4)のコレクタ電極との接続点(A2)との間には、交流電流により駆動される例えば冷陰極蛍光放電管である負荷(41)が接続される。樹脂封止体(43)により半導体装置全体が被覆されるが、外部リード(42)は樹脂封止体(43)から外部に導出される。
H型ブリッジ回路を作動する際に、下部IGBT(1)及び他の上部IGBT(4)と、上部IGBT(2)及び他の下部IGBT(3)とを交互にオン・オフ動作させて、スイッチング作動させることにより、接続点(A1)と(A2)との間に交互に逆方向の電流を流して、負荷(41)を作動させることができる。このように、下部IGBT(1)から他の上部IGBT(4)までのスイッチング動作を行ない、直流電圧源を使用し、接続点(A1)と(A2)との間に接続された冷陰極蛍光放電管を点灯させることができる。図10に示す半導体装置(50)によれば、支持板(45)の占有面積を減少しつつ集積度を向上できると共に、下部IGBT(1)と上部IGBT(2)と、他の下部IGBT(3)と他の上部IGBT(4)とを半田(7)により良好に固着し、各IGBT(1,2,3,4)とワイヤ(8)とを強固に接続して、信頼性の高い半導体装置を形成することができる。
本発明の実施の形態は、前記実施の形態に限定されず、種々の変更が可能である。例えば、各IGBT(1,2,3,4)に代えて、他のバイポーラトランジスタ、電界効果トランジスタ、サイリスタ又はトライアック等の半導体素子を構成してもよい。また、図12に示すように、保護膜(9)により下部電極層(5)の一部を被覆した後に、上部電極層(6)を下部電極層(5)の上面(5a)に形成してもよい。このようにすると、保護膜(9)によって下部電極層(5)が保護されるため、保護膜(9)の上方で上部電極層(6)の不要な部分をエッチング除去したときに、下部電極層(5)が侵蝕されるのを良好に防止できる。
本発明は、複数の半導体素子を積重して形成された半導体装置、冷陰極蛍光放電管の駆動装置に使用されるHブリッジ回路(フルブリッジ回路)等を構成する半導体装置に良好に適用できる。
本発明による半導体装置の一実施の形態を示す断面図 図1の部分拡大図 図1の下部半導体基板の部分拡大図 図1の下部半導体基板の平面図 下部半導体基板の上面に下部電極層を形成した状態を示す断面図 図5の下部電極層の上面に上部電極層を形成した状態を示す断面図 図6の上部電極層をエッチングした状態を示す断面図 図9に上部IGBTを積重した状態を示す断面図 図7の下部半導体基板の上面に保護膜を被覆した状態を示す平面図 図1の半導体装置の実施例を示す平面図 図10の回路図 図1の変形例を示す断面図
符号の説明
(1)・・下部半導体素子(下部IGBT)、 (1a,2a,5a,6a)・・上面、 (2)・・上部半導体素子(上部IGBT)、 (5)・・下部電極層、 (6)・・上部電極層、 (7)・・半田、 (8)・・リード細線(ワイヤ)、 (9)・・保護膜、 (15)・・結線領域、 (19)・・開口部、 (20)・・セル形成領域、 (20a)・・セル、 (21)・・固着層、 (23)・・結線層、 (36)・・切欠部、 (40)・・制御装置、

Claims (5)

  1. 下部半導体素子と、該下部半導体素子の上面に形成された下部電極層と、該下部電極層の上面に形成された上部電極層と、該上部電極層の上面に固着された上部半導体素子と、前記上部電極層と前記上部半導体素子とを固着する接着剤層とを備え、
    前記下部電極層の上面と前記上部電極層の上面とを異なる材質により形成し、
    前記上部電極層から外部に部分的に露出する結線領域を前記下部電極層の上面に設け、
    前記結線領域にリード細線の端部を接続したことを特徴とする半導体装置。
  2. 前記下部電極層の上面は、前記上部電極層の上面よりも前記リード細線を形成する金属との接着性の高い金属により形成され、
    前記上部電極層の上面は、前記下部電極層の上面よりも前記接着剤層を形成する材料との接着性の高い金属により形成された請求項1に記載の半導体装置。
  3. 前記下部半導体素子は、複数のセルが形成されたセル形成領域と、セルが形成されていない非形成領域とを前記上面に有し、
    前記セル形成領域は、前記下部半導体素子の中央側に配置され、
    前記非形成領域は、前記セル形成領域を包囲して前記下部半導体素子の外周側に環状に配置され、
    前記上部電極層は、前記セル形成領域よりも前記下部半導体素子の外周側に延伸する請求項1又は2に記載の半導体装置。
  4. 下部半導体素子の上面に下部電極層を形成する工程と、
    前記下部電極層の上面とは異なる材質により成る上面を有する上部電極層を前記下部電極層の上面に形成する工程と、
    前記上部電極層に切欠部を設けて該切欠部を通じて外部に部分的に露出する結線領域を前記下部電極層の上面に形成する工程と、
    接着剤により前記上部電極層の上面に上部半導体素子を固着する工程と、
    前記結線領域にリード細線の端部を接続する工程とを含むことを特徴とする半導体装置の製法。
  5. 前記下部半導体素子の上面に複数のセルが形成されたセル形成領域と、セルが形成されていない非形成領域とを設ける工程を含み、
    前記下部電極層の上面に結線領域を形成する工程は、前記上部電極層を前記セル形成領域よりも前記下部半導体素子の内側でエッチング除去する工程を含む請求項4に記載の半導体装置の製法。
JP2005198447A 2005-07-07 2005-07-07 半導体装置及びその製法 Pending JP2007019215A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2005198447A JP2007019215A (ja) 2005-07-07 2005-07-07 半導体装置及びその製法
US11/994,514 US7847316B2 (en) 2005-07-07 2006-03-22 Semiconductor device and its manufacture
EP06729669A EP1906452B1 (en) 2005-07-07 2006-03-22 Semiconductor device
CN2006800010134A CN101040386B (zh) 2005-07-07 2006-03-22 半导体器件以及其制造方法
PCT/JP2006/305702 WO2007007445A1 (ja) 2005-07-07 2006-03-22 半導体装置及びその製法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005198447A JP2007019215A (ja) 2005-07-07 2005-07-07 半導体装置及びその製法

Related Child Applications (2)

Application Number Title Priority Date Filing Date
JP2008131267A Division JP2008252114A (ja) 2008-05-19 2008-05-19 半導体装置
JP2008131268A Division JP4962409B2 (ja) 2008-05-19 2008-05-19 半導体装置及びその製法

Publications (1)

Publication Number Publication Date
JP2007019215A true JP2007019215A (ja) 2007-01-25

Family

ID=37636845

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005198447A Pending JP2007019215A (ja) 2005-07-07 2005-07-07 半導体装置及びその製法

Country Status (5)

Country Link
US (1) US7847316B2 (ja)
EP (1) EP1906452B1 (ja)
JP (1) JP2007019215A (ja)
CN (1) CN101040386B (ja)
WO (1) WO2007007445A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008244388A (ja) * 2007-03-29 2008-10-09 Nec Electronics Corp 半導体装置
JP2010535404A (ja) * 2007-05-16 2010-11-18 クゥアルコム・インコーポレイテッド ダイ積層システムおよび方法
JP2019145547A (ja) * 2018-02-16 2019-08-29 富士電機株式会社 積層型集積回路

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007019215A (ja) 2005-07-07 2007-01-25 Sanken Electric Co Ltd 半導体装置及びその製法
EP2330793B1 (en) 2009-12-02 2016-06-29 Chalk Media Service Corp. System and Method for Centrally Distributing Mobile Content
US8866302B2 (en) 2011-01-25 2014-10-21 Infineon Technologies Ag Device including two semiconductor chips and manufacturing thereof
KR101420536B1 (ko) * 2012-12-14 2014-07-17 삼성전기주식회사 전력 모듈 패키지
US9455253B2 (en) * 2014-07-23 2016-09-27 Stmicroelectronics (Tours) Sas Bidirectional switch
US9870984B2 (en) * 2014-12-10 2018-01-16 Texas Instruments Incorporated Power field-effect transistor (FET), pre-driver, controller, and sense resistor integration for multi-phase power applications
CN104791734B (zh) * 2015-04-21 2018-02-23 乐健科技(珠海)有限公司 带嵌入式线路的散热体的制造方法、led模组的制造方法
CN110993516B (zh) * 2019-12-13 2021-06-25 上海贝岭股份有限公司 自钳位igbt器件及其制造方法

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61239656A (ja) * 1985-04-16 1986-10-24 Citizen Watch Co Ltd 半導体装置
JPS62152135A (ja) * 1985-12-25 1987-07-07 Mitsubishi Electric Corp 半導体装置
JPH118385A (ja) * 1997-06-18 1999-01-12 Hitachi Ltd 内燃機関用点火装置およびigbt
JP2001501043A (ja) * 1997-07-19 2001-01-23 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 半導体デバイスアセンブリ及び回路
JP2001284525A (ja) * 2000-03-30 2001-10-12 Denso Corp 半導体チップおよび半導体装置
EP1231635A1 (en) * 2001-02-09 2002-08-14 STMicroelectronics S.r.l. Method for manufacturing an electronic power device and a diode in a same package
JP2003514380A (ja) * 1999-11-05 2003-04-15 アトメル・コーポレイション はんだ付けが可能なパッドおよびワイヤボンディングが可能なパッドを有する金属再配置層
JP2005072519A (ja) * 2003-08-28 2005-03-17 Sanken Electric Co Ltd 絶縁ゲート型半導体素子およびこれを備えた半導体集積回路装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19515189C2 (de) * 1995-04-25 2003-07-10 Infineon Technologies Ag Chip-Abdeckung
DE19635582C1 (de) * 1996-09-02 1998-02-19 Siemens Ag Leistungs-Halbleiterbauelement für Brückenschaltungen mit High- bzw. Low-Side-Schaltern
US6333252B1 (en) * 2000-01-05 2001-12-25 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
WO2005018001A1 (ja) 2003-08-18 2005-02-24 Sanken Electric Co., Ltd. 半導体装置
JP2007019215A (ja) 2005-07-07 2007-01-25 Sanken Electric Co Ltd 半導体装置及びその製法

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61239656A (ja) * 1985-04-16 1986-10-24 Citizen Watch Co Ltd 半導体装置
JPS62152135A (ja) * 1985-12-25 1987-07-07 Mitsubishi Electric Corp 半導体装置
JPH118385A (ja) * 1997-06-18 1999-01-12 Hitachi Ltd 内燃機関用点火装置およびigbt
JP2001501043A (ja) * 1997-07-19 2001-01-23 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 半導体デバイスアセンブリ及び回路
JP2003514380A (ja) * 1999-11-05 2003-04-15 アトメル・コーポレイション はんだ付けが可能なパッドおよびワイヤボンディングが可能なパッドを有する金属再配置層
JP2001284525A (ja) * 2000-03-30 2001-10-12 Denso Corp 半導体チップおよび半導体装置
EP1231635A1 (en) * 2001-02-09 2002-08-14 STMicroelectronics S.r.l. Method for manufacturing an electronic power device and a diode in a same package
JP2005072519A (ja) * 2003-08-28 2005-03-17 Sanken Electric Co Ltd 絶縁ゲート型半導体素子およびこれを備えた半導体集積回路装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008244388A (ja) * 2007-03-29 2008-10-09 Nec Electronics Corp 半導体装置
JP2010535404A (ja) * 2007-05-16 2010-11-18 クゥアルコム・インコーポレイテッド ダイ積層システムおよび方法
JP2013084974A (ja) * 2007-05-16 2013-05-09 Qualcomm Inc ダイ積層システムおよび方法
US9159694B2 (en) 2007-05-16 2015-10-13 Qualcomm Incorporated Die stacking system and method
JP2019145547A (ja) * 2018-02-16 2019-08-29 富士電機株式会社 積層型集積回路
JP7059677B2 (ja) 2018-02-16 2022-04-26 富士電機株式会社 積層型集積回路

Also Published As

Publication number Publication date
CN101040386A (zh) 2007-09-19
US20090166809A1 (en) 2009-07-02
EP1906452A1 (en) 2008-04-02
US7847316B2 (en) 2010-12-07
EP1906452B1 (en) 2012-08-29
CN101040386B (zh) 2010-07-21
WO2007007445A1 (ja) 2007-01-18
EP1906452A4 (en) 2008-07-09

Similar Documents

Publication Publication Date Title
JP2007019215A (ja) 半導体装置及びその製法
JP5004800B2 (ja) 炭化ケイ素デバイス用のはんだ付け可能上部金属
JP5073992B2 (ja) 半導体装置
US20220115342A1 (en) Electronic component and semiconductor device
JP2008258499A (ja) 電極構造及び半導体装置
JP2007142138A (ja) 半導体装置
JP2010272711A (ja) 半導体デバイスとその製造方法
US20090072369A1 (en) Semiconductor device
KR100983959B1 (ko) 반도체 장치
JP2009081198A (ja) 半導体装置
WO2020012958A1 (ja) 半導体素子および半導体装置
JP2005079462A (ja) 半導体装置およびその製造方法
US20180158762A1 (en) Semiconductor device
JP4706551B2 (ja) パワー半導体素子及びパワーモジュール
JP2022026643A (ja) 半導体装置
JP4962409B2 (ja) 半導体装置及びその製法
JP2020202313A (ja) 半導体装置および半導体装置の製造方法
JP4293272B2 (ja) 半導体装置
JP6579653B2 (ja) 半導体装置および半導体装置の製造方法
JP2008252114A (ja) 半導体装置
JP2006100481A (ja) 半導体装置
JP6558969B2 (ja) 半導体チップ、半導体装置およびそれらの製造方法
JP2020155483A (ja) 半導体装置および半導体パッケージ
WO2022024572A1 (ja) 半導体装置
JP2021150587A (ja) 半導体装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071226

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20080104

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20080213

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20080312

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080318

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080519

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080613

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080811

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080825

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20080926