JP2006517061A5 - - Google Patents

Download PDF

Info

Publication number
JP2006517061A5
JP2006517061A5 JP2006503315A JP2006503315A JP2006517061A5 JP 2006517061 A5 JP2006517061 A5 JP 2006517061A5 JP 2006503315 A JP2006503315 A JP 2006503315A JP 2006503315 A JP2006503315 A JP 2006503315A JP 2006517061 A5 JP2006517061 A5 JP 2006517061A5
Authority
JP
Japan
Prior art keywords
dielectric film
porous low
annealing
porous
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006503315A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006517061A (ja
Filing date
Publication date
Priority claimed from US10/360,133 external-priority patent/US6919101B2/en
Application filed filed Critical
Publication of JP2006517061A publication Critical patent/JP2006517061A/ja
Publication of JP2006517061A5 publication Critical patent/JP2006517061A5/ja
Pending legal-status Critical Current

Links

JP2006503315A 2003-02-04 2004-02-04 多孔性低k誘電体膜上への不透過性膜の堆積方法 Pending JP2006517061A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/360,133 US6919101B2 (en) 2003-02-04 2003-02-04 Method to deposit an impermeable film on porous low-k dielectric film
PCT/US2004/003188 WO2004070794A2 (en) 2003-02-04 2004-02-04 Method to deposit an impermeable film onto a porous low-k dielectric film

Publications (2)

Publication Number Publication Date
JP2006517061A JP2006517061A (ja) 2006-07-13
JP2006517061A5 true JP2006517061A5 (enExample) 2007-03-22

Family

ID=32771366

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006503315A Pending JP2006517061A (ja) 2003-02-04 2004-02-04 多孔性低k誘電体膜上への不透過性膜の堆積方法

Country Status (6)

Country Link
US (2) US6919101B2 (enExample)
EP (1) EP1599614A4 (enExample)
JP (1) JP2006517061A (enExample)
KR (1) KR20060058048A (enExample)
CN (1) CN100476021C (enExample)
WO (1) WO2004070794A2 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7081407B2 (en) * 2003-12-16 2006-07-25 Lam Research Corporation Method of preventing damage to porous low-k materials during resist stripping
JP4279195B2 (ja) * 2004-05-18 2009-06-17 ソニー株式会社 半導体装置
US20050272220A1 (en) * 2004-06-07 2005-12-08 Carlo Waldfried Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications
US7396769B2 (en) * 2004-08-02 2008-07-08 Lam Research Corporation Method for stripping photoresist from etched wafer
US7601246B2 (en) * 2004-09-29 2009-10-13 Lam Research Corporation Methods of sputtering a protective coating on a semiconductor substrate
US7700438B2 (en) * 2006-01-30 2010-04-20 Freescale Semiconductor, Inc. MOS device with nano-crystal gate structure
US8092861B2 (en) * 2007-09-05 2012-01-10 United Microelectronics Corp. Method of fabricating an ultra dielectric constant (K) dielectric layer
KR101142334B1 (ko) * 2009-06-04 2012-05-17 에스케이하이닉스 주식회사 반도체 소자 및 그의 제조방법
US8969132B2 (en) 2010-09-20 2015-03-03 Nuvotronics, Llc Device package and methods for the fabrication thereof
CN102446813B (zh) * 2010-10-13 2013-09-11 中芯国际集成电路制造(上海)有限公司 互连结构的制作方法
CN102446817B (zh) * 2010-10-14 2013-11-06 中芯国际集成电路制造(上海)有限公司 互连结构的制作方法
US9018089B2 (en) * 2011-08-30 2015-04-28 International Business Machines Corporation Multiple step anneal method and semiconductor formed by multiple step anneal
US9538958B2 (en) 2012-03-16 2017-01-10 Endotronix, Inc. Permittivity shielding
US9337152B2 (en) 2013-03-15 2016-05-10 Nuvotronics, Inc Formulation for packaging an electronic device and assemblies made therefrom
CN104073853A (zh) * 2014-06-30 2014-10-01 上海交通大学 锂离子电池负极用硅氧碳复合物多孔电极的电沉积制备
JP6576235B2 (ja) * 2015-12-21 2019-09-18 東京エレクトロン株式会社 Dramキャパシタの下部電極およびその製造方法
JP6749225B2 (ja) * 2016-12-06 2020-09-02 東京エレクトロン株式会社 クリーニング方法
WO2019020393A1 (en) * 2017-07-27 2019-01-31 Evatec Ag Permeation-barrier

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5480678A (en) * 1994-11-16 1996-01-02 The B. F. Goodrich Company Apparatus for use with CVI/CVD processes
JPH09275139A (ja) * 1996-04-04 1997-10-21 Sony Corp 半導体装置の配線形成方法及びスパッタ装置
JP3617283B2 (ja) * 1997-11-10 2005-02-02 ソニー株式会社 半導体装置の製造方法およびこれを用いた半導体装置
US6171945B1 (en) * 1998-10-22 2001-01-09 Applied Materials, Inc. CVD nanoporous silica low dielectric constant films
US6707544B1 (en) * 1999-09-07 2004-03-16 Applied Materials, Inc. Particle detection and embedded vision system to enhance substrate yield and throughput
US6296906B1 (en) * 1999-09-30 2001-10-02 Novellus Systems, Inc. Annealing process for low-k dielectric film
US6541367B1 (en) * 2000-01-18 2003-04-01 Applied Materials, Inc. Very low dielectric constant plasma-enhanced CVD films
US6632478B2 (en) * 2001-02-22 2003-10-14 Applied Materials, Inc. Process for forming a low dielectric constant carbon-containing film
US6750155B2 (en) * 2001-08-08 2004-06-15 Lam Research Corporation Methods to minimize moisture condensation over a substrate in a rapid cycle chamber

Similar Documents

Publication Publication Date Title
JP2006517061A5 (enExample)
US10580644B2 (en) Method and apparatus for selective film deposition using a cyclic treatment
US10629430B2 (en) Variable frequency microwave (VFM) processes and applications in semiconductor thin film fabrications
WO2004070794B1 (en) Method to deposit an impermeable film onto a porous low-k dielectric film
US6232658B1 (en) Process to prevent stress cracking of dielectric films on semiconductor wafers
WO2017184356A1 (en) Combined anneal and selective deposition systems
WO2018109552A1 (en) Semiconductor processing apparatus
WO2017184358A1 (en) Combined anneal and selective deposition process
JP2009531857A5 (enExample)
JP2004507074A5 (enExample)
WO2007020874A1 (ja) 薄膜形成方法および半導体デバイスの製造方法
JP2002124488A (ja) W(co)6からのタングステン膜の堆積方法
TW202012419A (zh) 矽化合物及使用其沉積膜的方法
CN101604664A (zh) 金属栅极电极和制造方法
JP4034518B2 (ja) 半導体装置の製造方法
JP3401757B2 (ja) 半導体チップ上に低応力ポリサイド導体を形成する方法
US20210351035A1 (en) Selective Deposition Of Silicon Using Deposition-Treat-Etch Process
JP2007531997A5 (enExample)
US7425346B2 (en) Method for making hybrid dielectric film
US20060046044A1 (en) Porous composite polymer dielectric film
TWI894547B (zh) 用於高品質選擇性氮化矽沉積的集成方法及工具
WO2002021593A3 (en) Method of forming titanium nitride (tin) films using metal-organic chemical vapor deposition (mocvd)
JP2008022021A (ja) 半導体装置の製造方法
CN101124351A (zh) 聚合物材料的沉积及用于其的前体
KR100313186B1 (ko) 얇은 내화성 금속 필름의 전도성을 증가시키는 방법