JP2006156716A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006156716A5 JP2006156716A5 JP2004345349A JP2004345349A JP2006156716A5 JP 2006156716 A5 JP2006156716 A5 JP 2006156716A5 JP 2004345349 A JP2004345349 A JP 2004345349A JP 2004345349 A JP2004345349 A JP 2004345349A JP 2006156716 A5 JP2006156716 A5 JP 2006156716A5
- Authority
- JP
- Japan
- Prior art keywords
- wiring layer
- film
- hole
- barrier metal
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004345349A JP2006156716A (ja) | 2004-11-30 | 2004-11-30 | 半導体装置およびその製造方法 |
| US11/269,799 US20060113676A1 (en) | 2004-11-30 | 2005-11-09 | Semiconductor device and method of manufacture thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004345349A JP2006156716A (ja) | 2004-11-30 | 2004-11-30 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006156716A JP2006156716A (ja) | 2006-06-15 |
| JP2006156716A5 true JP2006156716A5 (enExample) | 2007-12-27 |
Family
ID=36566617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004345349A Withdrawn JP2006156716A (ja) | 2004-11-30 | 2004-11-30 | 半導体装置およびその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20060113676A1 (enExample) |
| JP (1) | JP2006156716A (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100705936B1 (ko) * | 2006-06-30 | 2007-04-13 | 주식회사 하이닉스반도체 | 반도체 소자의 비트라인 형성방법 |
| JPWO2011034092A1 (ja) * | 2009-09-18 | 2013-02-14 | 株式会社アルバック | バリアメタル膜の形成方法 |
| US9224773B2 (en) | 2011-11-30 | 2015-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal shielding layer in backside illumination image sensor chips and methods for forming the same |
| JP6584229B2 (ja) * | 2015-08-27 | 2019-10-02 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法およびドライエッチングの終点検出方法 |
| JP7076576B2 (ja) | 2018-12-27 | 2022-05-27 | 三菱電機株式会社 | 半導体素子構造 |
| US20230023235A1 (en) * | 2021-07-26 | 2023-01-26 | Applied Materials, Inc. | Enhanced stress tuning and interfacial adhesion for tungsten (w) gap fill |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6081034A (en) * | 1992-06-12 | 2000-06-27 | Micron Technology, Inc. | Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer |
| US6285082B1 (en) * | 1995-01-03 | 2001-09-04 | International Business Machines Corporation | Soft metal conductor |
| US5702981A (en) * | 1995-09-29 | 1997-12-30 | Maniar; Papu D. | Method for forming a via in a semiconductor device |
| JP3220034B2 (ja) * | 1996-12-26 | 2001-10-22 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US6872429B1 (en) * | 1997-06-30 | 2005-03-29 | Applied Materials, Inc. | Deposition of tungsten nitride using plasma pretreatment in a chemical vapor deposition chamber |
| US5969425A (en) * | 1997-09-05 | 1999-10-19 | Advanced Micro Devices, Inc. | Borderless vias with CVD barrier layer |
| US6136682A (en) * | 1997-10-20 | 2000-10-24 | Motorola Inc. | Method for forming a conductive structure having a composite or amorphous barrier layer |
| US6156647A (en) * | 1997-10-27 | 2000-12-05 | Applied Materials, Inc. | Barrier layer structure which prevents migration of silicon into an adjacent metallic layer and the method of fabrication of the barrier layer |
| KR100278657B1 (ko) * | 1998-06-24 | 2001-02-01 | 윤종용 | 반도체장치의금속배선구조및그제조방법 |
| JP2000106397A (ja) * | 1998-07-31 | 2000-04-11 | Sony Corp | 半導体装置における配線構造及びその形成方法 |
| US6146996A (en) * | 1998-09-01 | 2000-11-14 | Philips Electronics North America Corp. | Semiconductor device with conductive via and method of making same |
| US6150268A (en) * | 1998-11-04 | 2000-11-21 | Advanced Micro Devices, Inc. | Barrier materials for metal interconnect |
| US6277726B1 (en) * | 1998-12-09 | 2001-08-21 | National Semiconductor Corporation | Method for decreasing contact resistance of an electrode positioned inside a misaligned via for multilevel interconnects |
| US6720261B1 (en) * | 1999-06-02 | 2004-04-13 | Agere Systems Inc. | Method and system for eliminating extrusions in semiconductor vias |
| US6727169B1 (en) * | 1999-10-15 | 2004-04-27 | Asm International, N.V. | Method of making conformal lining layers for damascene metallization |
| US6383821B1 (en) * | 1999-10-29 | 2002-05-07 | Conexant Systems, Inc. | Semiconductor device and process |
| US7067920B2 (en) * | 2002-01-22 | 2006-06-27 | Elpida Memory, Inc. | Semiconductor device and method of fabricating the same |
| US6803309B2 (en) * | 2002-07-03 | 2004-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for depositing an adhesion/barrier layer to improve adhesion and contact resistance |
| DE10255835A1 (de) * | 2002-11-29 | 2004-06-17 | Infineon Technologies Ag | Niederohmige WNx-Barriere |
| US6960529B1 (en) * | 2003-02-24 | 2005-11-01 | Ami Semiconductor, Inc. | Methods for sidewall protection of metal interconnect for unlanded vias using physical vapor deposition |
| KR100555514B1 (ko) * | 2003-08-22 | 2006-03-03 | 삼성전자주식회사 | 저 저항 텅스텐 배선을 갖는 반도체 메모리 소자 및 그제조방법 |
| US6958291B2 (en) * | 2003-09-04 | 2005-10-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect with composite barrier layers and method for fabricating the same |
-
2004
- 2004-11-30 JP JP2004345349A patent/JP2006156716A/ja not_active Withdrawn
-
2005
- 2005-11-09 US US11/269,799 patent/US20060113676A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12230568B2 (en) | Interconnection structure of integrated circuit semiconductor device | |
| JP2001015594A (ja) | 半導体装置の多層金属配線の形成方法 | |
| JP2005340808A (ja) | 半導体装置のバリア構造 | |
| JP2008300676A (ja) | 半導体装置およびその製造方法 | |
| JP2006156716A5 (enExample) | ||
| JP2004288950A (ja) | 配線構造 | |
| JP2001185614A (ja) | 半導体装置およびその製造方法 | |
| KR100739252B1 (ko) | 반도체 소자의 제조 방법 | |
| JP2000243836A (ja) | 半導体素子の配線形成方法 | |
| JP2005159326A5 (enExample) | ||
| JP3463961B2 (ja) | 半導体装置 | |
| JP4573784B2 (ja) | 半導体装置の製造方法 | |
| KR100832704B1 (ko) | 반도체 소자 및 그 제조 방법 | |
| KR100422912B1 (ko) | 반도체 소자의 접촉부 및 그 형성 방법 | |
| JP2003031665A (ja) | 半導体装置の製造方法 | |
| CN101221990A (zh) | 半导体装置及其制造方法 | |
| JP2008098521A (ja) | 半導体装置及び半導体装置の製造方法 | |
| KR20080096417A (ko) | 반도체 장치 | |
| JP2009054879A (ja) | 集積回路の製造方法 | |
| KR100383756B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| KR100257153B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| JP2004273593A (ja) | 半導体装置及びその製造方法 | |
| KR100846993B1 (ko) | 반도체 소자의 배선 형성 방법 | |
| KR101080201B1 (ko) | 확산 방지막을 포함하는 반도체 소자 및 그것의 제조방법 | |
| JP3391447B2 (ja) | 半導体装置の製造方法 |