JP2006049759A - 半導体装置及び半導体装置の製造方法 - Google Patents

半導体装置及び半導体装置の製造方法 Download PDF

Info

Publication number
JP2006049759A
JP2006049759A JP2004232098A JP2004232098A JP2006049759A JP 2006049759 A JP2006049759 A JP 2006049759A JP 2004232098 A JP2004232098 A JP 2004232098A JP 2004232098 A JP2004232098 A JP 2004232098A JP 2006049759 A JP2006049759 A JP 2006049759A
Authority
JP
Japan
Prior art keywords
layer
interlayer insulating
plug
forming
wiring layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004232098A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006049759A5 (enrdf_load_stackoverflow
Inventor
Hide Shimizu
秀 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2004232098A priority Critical patent/JP2006049759A/ja
Publication of JP2006049759A publication Critical patent/JP2006049759A/ja
Publication of JP2006049759A5 publication Critical patent/JP2006049759A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2004232098A 2004-08-09 2004-08-09 半導体装置及び半導体装置の製造方法 Pending JP2006049759A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004232098A JP2006049759A (ja) 2004-08-09 2004-08-09 半導体装置及び半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004232098A JP2006049759A (ja) 2004-08-09 2004-08-09 半導体装置及び半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JP2006049759A true JP2006049759A (ja) 2006-02-16
JP2006049759A5 JP2006049759A5 (enrdf_load_stackoverflow) 2007-09-20

Family

ID=36027934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004232098A Pending JP2006049759A (ja) 2004-08-09 2004-08-09 半導体装置及び半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JP2006049759A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008159651A (ja) * 2006-12-21 2008-07-10 Elpida Memory Inc 多層配線、積層アルミニウム配線、半導体装置、及びそれらの製造方法
US9520359B2 (en) 2014-10-30 2016-12-13 Samsung Electronics Co., Ltd. Semiconductor device, display driver integrated circuit including the device, and display device including the device
CN119208291A (zh) * 2023-06-15 2024-12-27 长鑫存储技术有限公司 半导体结构及其制作方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06120447A (ja) * 1992-10-05 1994-04-28 Mitsubishi Electric Corp 半導体装置の導電層接続構造およびその構造を備えたdram
JPH11176932A (ja) * 1997-12-09 1999-07-02 Hitachi Ltd 半導体集積回路装置及びその製造方法
JP2001274247A (ja) * 2000-03-27 2001-10-05 Toshiba Corp 半導体装置及びその製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06120447A (ja) * 1992-10-05 1994-04-28 Mitsubishi Electric Corp 半導体装置の導電層接続構造およびその構造を備えたdram
JPH11176932A (ja) * 1997-12-09 1999-07-02 Hitachi Ltd 半導体集積回路装置及びその製造方法
JP2001274247A (ja) * 2000-03-27 2001-10-05 Toshiba Corp 半導体装置及びその製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008159651A (ja) * 2006-12-21 2008-07-10 Elpida Memory Inc 多層配線、積層アルミニウム配線、半導体装置、及びそれらの製造方法
US9520359B2 (en) 2014-10-30 2016-12-13 Samsung Electronics Co., Ltd. Semiconductor device, display driver integrated circuit including the device, and display device including the device
CN119208291A (zh) * 2023-06-15 2024-12-27 长鑫存储技术有限公司 半导体结构及其制作方法

Similar Documents

Publication Publication Date Title
JPH06125013A (ja) 半導体装置及びその製造方法
JP4050876B2 (ja) 半導体集積回路装置とその製造方法
US20050263848A1 (en) Metal-insulator-metal capacitor having a large capacitance and method of manufacturing the same
US7491640B2 (en) Method of manufacturing semiconductor device
JP2004228111A (ja) 半導体装置及びその製造方法
CN113540096A (zh) 静态随机存取存储器元件及其制造方法
US9607884B2 (en) Semiconductor device and method of manufacturing the same
JP2002373937A (ja) 半導体装置及びその製造方法
JP2012134422A (ja) 半導体装置及びその製造方法
JP2006049759A (ja) 半導体装置及び半導体装置の製造方法
US7005343B2 (en) Semiconductor device and method of manufacturing the same
JP4472286B2 (ja) 変形されたデュアルダマシン工程を利用した半導体素子の金属配線形成方法
KR100886642B1 (ko) 캐패시터의 제조 방법
KR100750550B1 (ko) 반도체 장치의 제조 방법
JP2002373893A (ja) パッドを有する半導体装置とその製造方法
JP2006019379A (ja) 半導体装置及びその製造方法
JP5424551B2 (ja) 半導体装置
JP2007281197A (ja) 半導体装置及びその製造方法
KR20090055772A (ko) 반도체 소자의 금속 배선 형성 방법
KR20020086100A (ko) 다층 배선의 콘택 형성 방법
US20110108987A1 (en) Semiconductor device
JPH11135629A (ja) 半導体デバイスの配線構造並びにその形成方法
JPH11176932A (ja) 半導体集積回路装置及びその製造方法
KR100315457B1 (ko) 반도체 소자의 제조 방법
KR100193889B1 (ko) 반도체 소자의 비아홀 형성방법

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070802

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070802

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090814

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100519

A131 Notification of reasons for refusal

Effective date: 20110322

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Effective date: 20110802

Free format text: JAPANESE INTERMEDIATE CODE: A02