JP2005535936A - エッチングプロセスにおいてフォトレジストを硬化させるための方法および組成 - Google Patents

エッチングプロセスにおいてフォトレジストを硬化させるための方法および組成 Download PDF

Info

Publication number
JP2005535936A
JP2005535936A JP2004529231A JP2004529231A JP2005535936A JP 2005535936 A JP2005535936 A JP 2005535936A JP 2004529231 A JP2004529231 A JP 2004529231A JP 2004529231 A JP2004529231 A JP 2004529231A JP 2005535936 A JP2005535936 A JP 2005535936A
Authority
JP
Japan
Prior art keywords
photoresist material
wafer
plasma
layer
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004529231A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005535936A5 (https=
Inventor
テイラー・ユーサン・キム
グエン・ウェンディ
リー・クリス・ジー．・エヌ．
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of JP2005535936A publication Critical patent/JP2005535936A/ja
Publication of JP2005535936A5 publication Critical patent/JP2005535936A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/73—Etching of wafers, substrates or parts of devices using masks for insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
    • H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
    • H10P50/693—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane
    • H10P50/695—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/71—Etching of wafers, substrates or parts of devices using masks for conductive or resistive materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/20—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials
    • H10P76/204—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising organic materials of organic photoresist masks

Landscapes

  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
JP2004529231A 2002-08-14 2003-07-31 エッチングプロセスにおいてフォトレジストを硬化させるための方法および組成 Pending JP2005535936A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/219,995 US6923920B2 (en) 2002-08-14 2002-08-14 Method and compositions for hardening photoresist in etching processes
PCT/US2003/024137 WO2004017390A1 (en) 2002-08-14 2003-07-31 Method and compositions for hardening photoresist in etching processes

Publications (2)

Publication Number Publication Date
JP2005535936A true JP2005535936A (ja) 2005-11-24
JP2005535936A5 JP2005535936A5 (https=) 2006-11-24

Family

ID=31886605

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004529231A Pending JP2005535936A (ja) 2002-08-14 2003-07-31 エッチングプロセスにおいてフォトレジストを硬化させるための方法および組成

Country Status (8)

Country Link
US (2) US6923920B2 (https=)
EP (1) EP1529308A1 (https=)
JP (1) JP2005535936A (https=)
KR (1) KR100990064B1 (https=)
CN (1) CN100423191C (https=)
AU (1) AU2003257999A1 (https=)
TW (1) TWI307121B (https=)
WO (1) WO2004017390A1 (https=)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010062363A (ja) * 2008-09-04 2010-03-18 Tokyo Electron Ltd プラズマ処理方法およびレジストパターンの改質方法
JP2011166039A (ja) * 2010-02-15 2011-08-25 Dainippon Printing Co Ltd 反射型マスクの製造方法
US8092703B2 (en) 2006-06-12 2012-01-10 Renesas Electronics Corporation Manufacturing method of semiconductor device
JP2014096500A (ja) * 2012-11-09 2014-05-22 Tokyo Electron Ltd プラズマエッチング方法及びプラズマエッチング装置
JP2019049747A (ja) * 2014-07-08 2019-03-28 東京エレクトロン株式会社 ネガティブトーン現像剤相溶性フォトレジスト組成物及び使用方法

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6962878B2 (en) * 2003-04-17 2005-11-08 Taiwan Semiconductor Manufacturing Company, Ltd. Method to reduce photoresist mask line dimensions
US7005386B1 (en) * 2003-09-05 2006-02-28 Advanced Micro Devices, Inc. Method for reducing resist height erosion in a gate etch process
JP2005109068A (ja) * 2003-09-30 2005-04-21 Sanyo Electric Co Ltd 半導体装置およびその製造方法
US20050147926A1 (en) * 2004-01-02 2005-07-07 Nanya Technology Corporation Method for processing photoresist
US20060154184A1 (en) * 2005-01-12 2006-07-13 International Business Machines Corporation Method for reducing feature line edge roughness
KR100674967B1 (ko) * 2005-04-06 2007-01-26 삼성전자주식회사 더블 패터닝 방식을 이용한 미세 피치를 갖는 포토레지스트패턴 형성방법
US7390753B2 (en) * 2005-11-14 2008-06-24 Taiwan Semiconductor Mfg. Co., Ltd. In-situ plasma treatment of advanced resists in fine pattern definition
US8298958B2 (en) * 2008-07-17 2012-10-30 Lam Research Corporation Organic line width roughness with H2 plasma treatment
KR101348655B1 (ko) * 2010-03-24 2014-01-08 한국전자통신연구원 미세유체 제어 장치 및 그 제조 방법
JP5142236B1 (ja) 2011-11-15 2013-02-13 エルシード株式会社 エッチング方法
US9105587B2 (en) * 2012-11-08 2015-08-11 Micron Technology, Inc. Methods of forming semiconductor structures with sulfur dioxide etch chemistries
CN103021925A (zh) * 2012-12-21 2013-04-03 上海宏力半导体制造有限公司 Sti的制作工艺、沟槽的刻蚀方法和光刻胶的处理方法
JP6736314B2 (ja) * 2015-06-30 2020-08-05 エイブリック株式会社 半導体装置の製造方法
CN107564803B (zh) * 2017-08-31 2020-04-17 京东方科技集团股份有限公司 刻蚀方法、工艺设备、薄膜晶体管器件及其制造方法
KR102841479B1 (ko) 2021-05-10 2025-07-31 삼성전자주식회사 반도체 장치의 제조 방법

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5749389A (en) * 1993-12-22 1998-05-12 Liquid Air Corporation Purgeable connection for gas supply cabinet
US5976769A (en) 1995-07-14 1999-11-02 Texas Instruments Incorporated Intermediate layer lithography
JPH09270420A (ja) 1996-03-29 1997-10-14 Nippon Steel Corp 半導体装置の製造方法
US5843835A (en) 1996-04-01 1998-12-01 Winbond Electronics Corporation Damage free gate dielectric process during gate electrode plasma etching
JP3484317B2 (ja) * 1997-03-19 2004-01-06 沖電気工業株式会社 半導体装置の製造方法
US6103632A (en) 1997-10-22 2000-08-15 Applied Material Inc. In situ Etching of inorganic dielectric anti-reflective coating from a substrate
US6121154A (en) 1997-12-23 2000-09-19 Lam Research Corporation Techniques for etching with a photoresist mask
US6121155A (en) * 1998-12-04 2000-09-19 Advanced Micro Devices Integrated circuit fabrication critical dimension control using self-limiting resist etch
US6299788B1 (en) 1999-03-29 2001-10-09 Mosel Vitelic Inc. Silicon etching process
US6335292B1 (en) 1999-04-15 2002-01-01 Micron Technology, Inc. Method of controlling striations and CD loss in contact oxide etch
KR100447263B1 (ko) * 1999-12-30 2004-09-07 주식회사 하이닉스반도체 식각 폴리머를 이용한 반도체 소자의 제조방법
JP2001237218A (ja) 2000-02-21 2001-08-31 Nec Corp 半導体装置の製造方法
WO2001091167A1 (en) * 2000-05-25 2001-11-29 Toppan Printing Co., Ltd. Substrate for transfer mask, transfer mask, and method of manufacture thereof
US6630288B2 (en) * 2001-03-28 2003-10-07 Advanced Micro Devices, Inc. Process for forming sub-lithographic photoresist features by modification of the photoresist surface
US6673498B1 (en) * 2001-11-02 2004-01-06 Lsi Logic Corporation Method for reticle formation utilizing metal vaporization

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8092703B2 (en) 2006-06-12 2012-01-10 Renesas Electronics Corporation Manufacturing method of semiconductor device
JP2010062363A (ja) * 2008-09-04 2010-03-18 Tokyo Electron Ltd プラズマ処理方法およびレジストパターンの改質方法
US8394720B2 (en) 2008-09-04 2013-03-12 Tokyo Electron Limited Plasma processing method and resist pattern modifying method
KR101439562B1 (ko) 2008-09-04 2014-09-11 도쿄엘렉트론가부시키가이샤 플라즈마 처리 방법 및 레지스트 패턴의 개질 방법
JP2011166039A (ja) * 2010-02-15 2011-08-25 Dainippon Printing Co Ltd 反射型マスクの製造方法
JP2014096500A (ja) * 2012-11-09 2014-05-22 Tokyo Electron Ltd プラズマエッチング方法及びプラズマエッチング装置
JP2019049747A (ja) * 2014-07-08 2019-03-28 東京エレクトロン株式会社 ネガティブトーン現像剤相溶性フォトレジスト組成物及び使用方法

Also Published As

Publication number Publication date
US6923920B2 (en) 2005-08-02
US20050230352A1 (en) 2005-10-20
AU2003257999A1 (en) 2004-03-03
TW200407998A (en) 2004-05-16
CN1689142A (zh) 2005-10-26
EP1529308A1 (en) 2005-05-11
KR100990064B1 (ko) 2010-10-26
KR20050047091A (ko) 2005-05-19
WO2004017390A1 (en) 2004-02-26
CN100423191C (zh) 2008-10-01
US20040079727A1 (en) 2004-04-29
TWI307121B (en) 2009-03-01

Similar Documents

Publication Publication Date Title
JP2005535936A (ja) エッチングプロセスにおいてフォトレジストを硬化させるための方法および組成
KR101476435B1 (ko) 다중-레이어 레지스트 플라즈마 에치 방법
US7838432B2 (en) Etch process with controlled critical dimension shrink
US7482280B2 (en) Method for forming a lithography pattern
US6156629A (en) Method for patterning a polysilicon gate in deep submicron technology
JP2009529784A (ja) 集積回路の限界寸法を制御するトリム工程
KR101111924B1 (ko) 이중층 레지스트 플라즈마 에칭 방법
JP2004152784A (ja) 微細パターンの作製方法及び半導体装置の製造方法
US12108679B2 (en) Multiply spin-coated ultra-thick hybrid hard mask for sub 60nm MRAM devices
TW200405417A (en) Method for fabricating semiconductor device
US20050003310A1 (en) Etching process including plasma pretreatment for generating fluorine-free carbon-containing polymer on a photoresist pattern
US6921723B1 (en) Etching method having high silicon-to-photoresist selectivity
JP2001358133A (ja) 非クロロフルオロカーボンであるフッ素化学物質を用いて異方性プラズマエッチングを行う方法
KR20060063714A (ko) 높은 소스 및 낮은 충격 플라즈마를 이용하여 고에칭율을제공하는 유전체 에칭 방법
US6379872B1 (en) Etching of anti-reflective coatings
KR20190068464A (ko) 기판을 멀티 패터닝하는 기술
KR19980065274A (ko) 반도체 소자의 제조를 위한 유기막의 식각 방법
US6828250B1 (en) Process for etching vias in organosilicate glass materials without causing RIE lag
US5972796A (en) In-situ barc and nitride etch process
US7361604B2 (en) Method for reducing dimensions between patterns on a hardmask
TW200414301A (en) Forming bilayer resist patterns
JP2004172312A (ja) 半導体装置の製造方法
CN111415860A (zh) 用于对基底进行多重图案化的方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060726

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061002

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090203

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090501

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090513

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090803

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090901

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20091228

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20100127

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20100219

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100616

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100622