JP2005065178A5 - - Google Patents

Download PDF

Info

Publication number
JP2005065178A5
JP2005065178A5 JP2003296247A JP2003296247A JP2005065178A5 JP 2005065178 A5 JP2005065178 A5 JP 2005065178A5 JP 2003296247 A JP2003296247 A JP 2003296247A JP 2003296247 A JP2003296247 A JP 2003296247A JP 2005065178 A5 JP2005065178 A5 JP 2005065178A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003296247A
Other versions
JP2005065178A (ja
JP4321678B2 (ja
Filing date
Publication date
Priority claimed from JP2003296247A external-priority patent/JP4321678B2/ja
Priority to JP2003296247A priority Critical patent/JP4321678B2/ja
Application filed filed Critical
Priority to CNB2004100702246A priority patent/CN100365936C/zh
Priority to US10/921,290 priority patent/US7123076B2/en
Priority to KR1020040065803A priority patent/KR20050020698A/ko
Publication of JP2005065178A publication Critical patent/JP2005065178A/ja
Publication of JP2005065178A5 publication Critical patent/JP2005065178A5/ja
Priority to US11/540,751 priority patent/US7378899B2/en
Publication of JP4321678B2 publication Critical patent/JP4321678B2/ja
Application granted granted Critical
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2003296247A 2003-08-20 2003-08-20 半導体集積回路 Expired - Lifetime JP4321678B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2003296247A JP4321678B2 (ja) 2003-08-20 2003-08-20 半導体集積回路
CNB2004100702246A CN100365936C (zh) 2003-08-20 2004-07-30 半导体集成电路
US10/921,290 US7123076B2 (en) 2003-08-20 2004-08-19 Semiconductor integrated circuit
KR1020040065803A KR20050020698A (ko) 2003-08-20 2004-08-20 반도체 집적 회로
US11/540,751 US7378899B2 (en) 2003-08-20 2006-10-02 Semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003296247A JP4321678B2 (ja) 2003-08-20 2003-08-20 半導体集積回路

Publications (3)

Publication Number Publication Date
JP2005065178A JP2005065178A (ja) 2005-03-10
JP2005065178A5 true JP2005065178A5 (ja) 2006-09-07
JP4321678B2 JP4321678B2 (ja) 2009-08-26

Family

ID=34213587

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003296247A Expired - Lifetime JP4321678B2 (ja) 2003-08-20 2003-08-20 半導体集積回路

Country Status (4)

Country Link
US (2) US7123076B2 (ja)
JP (1) JP4321678B2 (ja)
KR (1) KR20050020698A (ja)
CN (1) CN100365936C (ja)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006012968A (ja) * 2004-06-23 2006-01-12 Nec Electronics Corp 半導体集積回路装置及びその設計方法
US7319357B2 (en) * 2004-08-24 2008-01-15 Texas Instruments Incorporated System for controlling switch transistor performance
KR100604904B1 (ko) * 2004-10-02 2006-07-28 삼성전자주식회사 스캔 입력을 갖는 플립 플롭 회로
JP2006172264A (ja) * 2004-12-17 2006-06-29 Matsushita Electric Ind Co Ltd 半導体集積回路装置および信号処理システム
TWI318344B (en) * 2006-05-10 2009-12-11 Realtek Semiconductor Corp Substrate biasing apparatus
JP4863844B2 (ja) * 2006-11-08 2012-01-25 セイコーインスツル株式会社 電圧切替回路
JP4237221B2 (ja) * 2006-11-20 2009-03-11 エルピーダメモリ株式会社 半導体装置
KR20090025627A (ko) * 2007-09-06 2009-03-11 삼성전자주식회사 저주파 잡음을 저감하는 씨모스 증폭기
JP5049691B2 (ja) * 2007-08-06 2012-10-17 株式会社日立製作所 半導体集積回路
JP4498398B2 (ja) * 2007-08-13 2010-07-07 株式会社東芝 比較器及びこれを用いたアナログ−デジタル変換器
JP2009088387A (ja) * 2007-10-02 2009-04-23 Renesas Technology Corp 半導体装置
US7868667B2 (en) * 2008-03-26 2011-01-11 Hynix Semiconductor Inc. Output driving device
US20100045364A1 (en) * 2008-08-25 2010-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Adaptive voltage bias methodology
US20100066430A1 (en) * 2008-09-12 2010-03-18 Infineon Technologies Ag Controlling a Flicker Noise Characteristic Based on a Dielectric Thickness
US7812662B2 (en) * 2008-10-07 2010-10-12 Via Technologies, Inc. System and method for adjusting supply voltage levels to reduce sub-threshold leakage
US20100102872A1 (en) * 2008-10-29 2010-04-29 Taiwan Semiconductor Manufacturing Co., Ltd. Dynamic Substrate Bias for PMOS Transistors to Alleviate NBTI Degradation
CN101727422B (zh) * 2008-10-29 2011-08-03 大唐移动通信设备有限公司 一种控制单总线设备的方法及系统
KR101559908B1 (ko) 2009-01-20 2015-10-15 삼성전자주식회사 반도체 메모리 장치의 내부전압 발생회로
JP2011147038A (ja) * 2010-01-15 2011-07-28 Elpida Memory Inc 半導体装置及びこれを備えるデータ処理システム
JP5581907B2 (ja) 2010-09-01 2014-09-03 株式会社リコー 半導体集積回路及び半導体集積回路装置
FR2976723A1 (fr) * 2011-06-20 2012-12-21 St Microelectronics Sa Procede d'alimentation et de polarisation de caissons d'un systeme integre sur puce
US9013228B2 (en) 2011-06-20 2015-04-21 Stmicroelectronics Sa Method for providing a system on chip with power and body bias voltages
KR102144871B1 (ko) * 2013-12-30 2020-08-14 에스케이하이닉스 주식회사 백 바이어스를 제어하는 반도체 장치
KR20170044411A (ko) * 2015-10-15 2017-04-25 에스케이하이닉스 주식회사 반도체장치
US10571939B2 (en) * 2017-09-29 2020-02-25 Arm Limited Configuration of voltage regulation circuitry
CN116844602A (zh) * 2022-03-25 2023-10-03 长鑫存储技术有限公司 控制电路以及半导体存储器

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940006998B1 (ko) * 1991-05-28 1994-08-03 삼성전자 주식회사 높은 출력 이득을 얻는 데이타 출력 드라이버
JP2822881B2 (ja) * 1994-03-30 1998-11-11 日本電気株式会社 半導体集積回路装置
JPH09293789A (ja) * 1996-04-24 1997-11-11 Mitsubishi Electric Corp 半導体集積回路
JP3732914B2 (ja) * 1997-02-28 2006-01-11 株式会社ルネサステクノロジ 半導体装置
TW453032B (en) * 1998-09-09 2001-09-01 Hitachi Ltd Semiconductor integrated circuit apparatus
JP2001186007A (ja) 1999-12-24 2001-07-06 Sharp Corp 金属酸化膜半導体トランジスタ回路およびそれを用いた半導体集積回路
US6515534B2 (en) * 1999-12-30 2003-02-04 Intel Corporation Enhanced conductivity body biased PMOS driver
JP3501705B2 (ja) * 2000-01-11 2004-03-02 沖電気工業株式会社 ドライバー回路
JP2001230664A (ja) * 2000-02-15 2001-08-24 Mitsubishi Electric Corp 半導体集積回路
JP2001339045A (ja) * 2000-05-25 2001-12-07 Hitachi Ltd 半導体集積回路装置
JP3762856B2 (ja) * 2000-05-30 2006-04-05 株式会社ルネサステクノロジ 半導体集積回路装置
US6404243B1 (en) * 2001-01-12 2002-06-11 Hewlett-Packard Company System and method for controlling delay times in floating-body CMOSFET inverters
US6552596B2 (en) * 2001-08-10 2003-04-22 Micron Technology, Inc. Current saving mode for input buffers
JP4090231B2 (ja) * 2001-11-01 2008-05-28 株式会社ルネサステクノロジ 半導体集積回路装置

Similar Documents

Publication Publication Date Title
BE2015C007I2 (ja)
BE2014C055I2 (ja)
BE2014C027I2 (ja)
BE2014C003I2 (ja)
BE2013C075I2 (ja)
BE2013C070I2 (ja)
BE2013C067I2 (ja)
BE2013C038I2 (ja)
BE2013C036I2 (ja)
JP2004004550A5 (ja)
JP2004228779A5 (ja)
JP2004111968A5 (ja)
BE2015C005I2 (ja)
JP2005065178A5 (ja)
BE2012C053I2 (ja)
JP2004213641A5 (ja)
JP2004221992A5 (ja)
JP2004000593A5 (ja)
JP2004077486A5 (ja)
JP2004030899A5 (ja)
JP2004004833A5 (ja)
JP2004088059A5 (ja)
BE2015C024I2 (ja)
AU2002331433A1 (ja)
AU2002239060A1 (ja)