JP2004222296A5 - - Google Patents

Download PDF

Info

Publication number
JP2004222296A5
JP2004222296A5 JP2004007252A JP2004007252A JP2004222296A5 JP 2004222296 A5 JP2004222296 A5 JP 2004222296A5 JP 2004007252 A JP2004007252 A JP 2004007252A JP 2004007252 A JP2004007252 A JP 2004007252A JP 2004222296 A5 JP2004222296 A5 JP 2004222296A5
Authority
JP
Japan
Prior art keywords
encoded signals
clock signal
signal
generating
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004007252A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004222296A (ja
Filing date
Publication date
Priority claimed from US10/346,689 external-priority patent/US6856184B2/en
Application filed filed Critical
Publication of JP2004222296A publication Critical patent/JP2004222296A/ja
Publication of JP2004222296A5 publication Critical patent/JP2004222296A5/ja
Withdrawn legal-status Critical Current

Links

JP2004007252A 2003-01-15 2004-01-14 クロック信号発生システム Withdrawn JP2004222296A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/346,689 US6856184B2 (en) 2003-01-15 2003-01-15 Clock divider circuit

Publications (2)

Publication Number Publication Date
JP2004222296A JP2004222296A (ja) 2004-08-05
JP2004222296A5 true JP2004222296A5 (enExample) 2007-02-22

Family

ID=31715568

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004007252A Withdrawn JP2004222296A (ja) 2003-01-15 2004-01-14 クロック信号発生システム

Country Status (3)

Country Link
US (2) US6856184B2 (enExample)
JP (1) JP2004222296A (enExample)
GB (1) GB2397418B (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9337948B2 (en) 2003-06-10 2016-05-10 Alexander I. Soto System and method for performing high-speed communications over fiber optical networks
US7715386B2 (en) * 2007-03-15 2010-05-11 Microsoft Corporation Reducing network traffic to teredo server
US7764691B2 (en) * 2007-03-15 2010-07-27 Microsoft Corporation Allowing IPv4 clients to communicate using teredo addresses when both clients are behind a NAT
US8194683B2 (en) * 2007-03-30 2012-06-05 Microsoft Corporation Teredo connectivity between clients behind symmetric NATs
GB2450564B (en) * 2007-06-29 2011-03-02 Imagination Tech Ltd Clock frequency adjustment for semi-conductor devices
US8134389B2 (en) * 2010-03-25 2012-03-13 Apple Inc. Programmable frequency divider
KR101849571B1 (ko) * 2011-02-22 2018-05-31 엘지디스플레이 주식회사 게이트 구동회로
US8604858B2 (en) * 2011-02-22 2013-12-10 Lg Display Co., Ltd. Gate driving circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4945229A (en) 1988-12-29 1990-07-31 Thomas & Betts Corporation Fiber optic receiver and transceiver
US5055800A (en) * 1990-04-30 1991-10-08 Motorola, Inc. Fractional n/m synthesis
EP0541840B1 (en) * 1991-11-11 1993-07-14 Hewlett-Packard GmbH Formatter circuit
US5353311A (en) * 1992-01-09 1994-10-04 Nec Corporation Radio transmitter
US5287296A (en) * 1992-04-22 1994-02-15 At&T Bell Laboratories Clock generators having programmable fractional frequency division
KR100296832B1 (ko) * 1992-11-13 2001-10-24 요트.게.아. 롤페즈 이산시간신호처리시스템
US5528181A (en) * 1994-11-02 1996-06-18 Advanced Micro Devices, Inc. Hazard-free divider circuit
US5682605A (en) * 1994-11-14 1997-10-28 989008 Ontario Inc. Wireless communication system
JPH09312635A (ja) 1996-05-21 1997-12-02 Nec Yonezawa Ltd クロック信号伝送装置
US6201820B1 (en) 1997-03-05 2001-03-13 Silkroad, Inc. Optically modulated laser beam transceiver
DE19719547C1 (de) * 1997-05-09 1998-11-12 Lucent Tech Network Sys Gmbh Digitaler Oszillator
US6487674B1 (en) * 2000-03-08 2002-11-26 Cirrus Logic, Inc. Single wire interface for an analog to digital converter
US6456164B1 (en) * 2001-03-05 2002-09-24 Koninklijke Philips Electronics N.V. Sigma delta fractional-N frequency divider with improved noise and spur performance
US6404840B1 (en) * 2001-06-25 2002-06-11 Agere Systems Inc. Variable frequency divider

Similar Documents

Publication Publication Date Title
JP4322548B2 (ja) データ形式変換回路
JP2000138568A5 (enExample)
JP2004222296A5 (enExample)
JP2002344308A (ja) 奇数分周器とそれを用いた９０度移相器
CN104283561B (zh) 一种异步时钟并串转换半周期输出电路
JPH1198101A (ja) データデマルチプレクサ回路及びこれを用いたシリアル―パラレル変換回路
US8044833B2 (en) High speed serializer
ATE449462T1 (de) Frequenzteilerschaltungen
JPH10224231A (ja) シリアルーパラレル変換回路
CN105425926B (zh) 异步复位同步释放带宽可控的复位电路
CN114024532A (zh) 脉宽时钟拓扑结构电路
JP2010187356A (ja) 分周回路
US9116764B2 (en) Balanced pseudo-random binary sequence generator
CN103647528B (zh) 非交叠时钟产生电路
JP3487228B2 (ja) マンチェスタ符号化装置
JP2003241847A (ja) 同期回路
CN221993823U (zh) 一种时钟产生器
US9438362B2 (en) Audio mixing device, method thereof, and electronic device
TW202046647A (zh) 數位類比轉換器裝置和數位類比轉換方法
JPH11112296A (ja) 両エッジｄフリップフロップ回路
Peng et al. High performance protocol converters for two phase quasi-delay insensitive system-level communication
KR900008243Y1 (ko) 디지탈처리 음향기기의 d/a컨버터 접속회로
JP3969939B2 (ja) タイミングパルス生成回路
JP3829676B2 (ja) 可変分周器
JPH08265168A (ja) シリアル−パラレル変換回路