JP2004111479A - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP2004111479A JP2004111479A JP2002268970A JP2002268970A JP2004111479A JP 2004111479 A JP2004111479 A JP 2004111479A JP 2002268970 A JP2002268970 A JP 2002268970A JP 2002268970 A JP2002268970 A JP 2002268970A JP 2004111479 A JP2004111479 A JP 2004111479A
- Authority
- JP
- Japan
- Prior art keywords
- film
- forming
- gate electrode
- semiconductor device
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
-
- H10P10/00—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
-
- H10D64/01314—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002268970A JP2004111479A (ja) | 2002-09-13 | 2002-09-13 | 半導体装置及びその製造方法 |
| CNB031567274A CN1252834C (zh) | 2002-09-13 | 2003-09-08 | 用自对准硅化物工艺形成的mosfet及其制造方法 |
| KR10-2003-0062948A KR100508840B1 (ko) | 2002-09-13 | 2003-09-09 | 살리사이드 프로세스를 이용하여 형성된 mosfet 및그 제조 방법 |
| TW092125040A TW200406849A (en) | 2002-09-13 | 2003-09-10 | MOSFET formed by self-aligned silicide process and method for producing the same |
| US10/660,555 US20040113209A1 (en) | 2002-09-13 | 2003-09-12 | MOSFET formed by using salicide process and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002268970A JP2004111479A (ja) | 2002-09-13 | 2002-09-13 | 半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004111479A true JP2004111479A (ja) | 2004-04-08 |
| JP2004111479A5 JP2004111479A5 (enExample) | 2005-02-10 |
Family
ID=32267040
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002268970A Pending JP2004111479A (ja) | 2002-09-13 | 2002-09-13 | 半導体装置及びその製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20040113209A1 (enExample) |
| JP (1) | JP2004111479A (enExample) |
| KR (1) | KR100508840B1 (enExample) |
| CN (1) | CN1252834C (enExample) |
| TW (1) | TW200406849A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2005112089A1 (ja) * | 2004-05-17 | 2005-11-24 | Fujitsu Limited | 半導体装置及びその製造方法 |
| KR100731096B1 (ko) | 2005-12-28 | 2007-06-22 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 이의 제조방법 |
| JP2007291485A (ja) * | 2006-04-27 | 2007-11-08 | Fujitsu Ltd | 成膜方法、半導体装置の製造方法、コンピュータ可読記録媒体、スパッタ処理装置 |
| JP2009529803A (ja) * | 2006-03-31 | 2009-08-20 | インテル コーポレイション | 電界効果型トランジスタにおけるコンタクト抵抗を減少させるエピタキシャルシリコンゲルマニウム |
| CN110571190A (zh) * | 2018-06-05 | 2019-12-13 | 中芯国际集成电路制造(上海)有限公司 | 接触插塞的形成方法和刻蚀方法 |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1700478A (zh) * | 2004-05-17 | 2005-11-23 | 富士通株式会社 | 半导体器件及其制造方法 |
| KR100678314B1 (ko) * | 2004-12-15 | 2007-02-02 | 동부일렉트로닉스 주식회사 | 저접촉저항을 갖는 반도체 소자의 제조방법 |
| US8258057B2 (en) * | 2006-03-30 | 2012-09-04 | Intel Corporation | Copper-filled trench contact for transistor performance improvement |
| JP2008071890A (ja) * | 2006-09-13 | 2008-03-27 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP5309454B2 (ja) * | 2006-10-11 | 2013-10-09 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| JP2008141003A (ja) * | 2006-12-01 | 2008-06-19 | Toshiba Corp | 半導体装置の製造方法 |
| JP5211503B2 (ja) * | 2007-02-16 | 2013-06-12 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| TW200910526A (en) * | 2007-07-03 | 2009-03-01 | Renesas Tech Corp | Method of manufacturing semiconductor device |
| CN102446970B (zh) * | 2011-08-29 | 2014-05-28 | 上海华力微电子有限公司 | 一种防止酸槽清洗空洞形成的半导体器件及其制备方法 |
| US11222820B2 (en) * | 2018-06-27 | 2022-01-11 | International Business Machines Corporation | Self-aligned gate cap including an etch-stop layer |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2740087B2 (ja) * | 1992-08-15 | 1998-04-15 | 株式会社東芝 | 半導体集積回路装置の製造方法 |
| US5427964A (en) * | 1994-04-04 | 1995-06-27 | Motorola, Inc. | Insulated gate field effect transistor and method for fabricating |
| JP3219996B2 (ja) * | 1995-03-27 | 2001-10-15 | 株式会社東芝 | 半導体装置及びその製造方法 |
| JP3199015B2 (ja) * | 1998-02-04 | 2001-08-13 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| US6063680A (en) * | 1998-02-19 | 2000-05-16 | Texas Instruments - Acer Incorporated | MOSFETS with a recessed self-aligned silicide contact and an extended source/drain junction |
| JP3547419B2 (ja) * | 2001-03-13 | 2004-07-28 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US6506637B2 (en) * | 2001-03-23 | 2003-01-14 | Sharp Laboratories Of America, Inc. | Method to form thermally stable nickel germanosilicide on SiGe |
| TWI284348B (en) * | 2002-07-01 | 2007-07-21 | Macronix Int Co Ltd | Method for fabricating raised source/drain of semiconductor device |
-
2002
- 2002-09-13 JP JP2002268970A patent/JP2004111479A/ja active Pending
-
2003
- 2003-09-08 CN CNB031567274A patent/CN1252834C/zh not_active Expired - Fee Related
- 2003-09-09 KR KR10-2003-0062948A patent/KR100508840B1/ko not_active Expired - Fee Related
- 2003-09-10 TW TW092125040A patent/TW200406849A/zh unknown
- 2003-09-12 US US10/660,555 patent/US20040113209A1/en not_active Abandoned
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2005112089A1 (ja) * | 2004-05-17 | 2005-11-24 | Fujitsu Limited | 半導体装置及びその製造方法 |
| JPWO2005112089A1 (ja) * | 2004-05-17 | 2008-03-27 | 富士通株式会社 | 半導体装置及びその製造方法 |
| KR100731096B1 (ko) | 2005-12-28 | 2007-06-22 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 이의 제조방법 |
| JP2009529803A (ja) * | 2006-03-31 | 2009-08-20 | インテル コーポレイション | 電界効果型トランジスタにおけるコンタクト抵抗を減少させるエピタキシャルシリコンゲルマニウム |
| JP2007291485A (ja) * | 2006-04-27 | 2007-11-08 | Fujitsu Ltd | 成膜方法、半導体装置の製造方法、コンピュータ可読記録媒体、スパッタ処理装置 |
| CN110571190A (zh) * | 2018-06-05 | 2019-12-13 | 中芯国际集成电路制造(上海)有限公司 | 接触插塞的形成方法和刻蚀方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100508840B1 (ko) | 2005-08-18 |
| TW200406849A (en) | 2004-05-01 |
| US20040113209A1 (en) | 2004-06-17 |
| CN1252834C (zh) | 2006-04-19 |
| KR20040024501A (ko) | 2004-03-20 |
| CN1495911A (zh) | 2004-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7396767B2 (en) | Semiconductor structure including silicide regions and method of making same | |
| US6806534B2 (en) | Damascene method for improved MOS transistor | |
| US7629655B2 (en) | Semiconductor device with multiple silicide regions | |
| CN102593000B (zh) | 半导体器件及其制造方法 | |
| US7253049B2 (en) | Method for fabricating dual work function metal gates | |
| US6902994B2 (en) | Method for fabricating transistor having fully silicided gate | |
| US6555453B1 (en) | Fully nickel silicided metal gate with shallow junction formed | |
| KR20060127270A (ko) | 실리사이드화된 게이트 전극을 갖는 반도체 장치를제조하는 방법 및 이 반도체 장치를 포함하는 집적 회로를제조하는 방법 | |
| US11335774B2 (en) | Contact structure for semiconductor device and method | |
| JP2000252462A (ja) | Mis型半導体装置及びその製造方法 | |
| JP2004111479A (ja) | 半導体装置及びその製造方法 | |
| JP2008522443A (ja) | Cmosデバイスにおいて自己整合デュアル・フルシリサイド・ゲートを形成するための方法 | |
| JP2008004776A (ja) | 半導体装置およびその製造方法 | |
| US7545006B2 (en) | CMOS devices with graded silicide regions | |
| US20060166457A1 (en) | Method of making transistors and non-silicided polysilicon resistors for mixed signal circuits | |
| US20100109099A1 (en) | Semiconductor device and manufacturing method thereof | |
| US20060046367A1 (en) | Method to selectively recess ETCH regions on a wafer surface using capoly as a mask | |
| JP3762378B2 (ja) | 半導体装置及びその製造方法 | |
| JP2006128427A (ja) | 半導体装置の製造方法及び半導体装置 | |
| US20070257303A1 (en) | Transistor and method for forming the same | |
| US20070099407A1 (en) | Method for fabricating a transistor using a low temperature spike anneal | |
| JP2004253778A (ja) | 半導体装置及びその製造方法 | |
| JPH10313117A (ja) | Misトランジスタ及びその製造方法 | |
| US7544553B2 (en) | Integration scheme for fully silicided gate | |
| JP3918218B2 (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040303 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040303 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050427 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050517 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050719 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20061031 |