JP2004096112A - 半導体ウェーハの処理法 - Google Patents
半導体ウェーハの処理法 Download PDFInfo
- Publication number
- JP2004096112A JP2004096112A JP2003307428A JP2003307428A JP2004096112A JP 2004096112 A JP2004096112 A JP 2004096112A JP 2003307428 A JP2003307428 A JP 2003307428A JP 2003307428 A JP2003307428 A JP 2003307428A JP 2004096112 A JP2004096112 A JP 2004096112A
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- lapping
- grinding
- backside
- polishing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 14
- 238000003672 processing method Methods 0.000 title 1
- 238000000034 method Methods 0.000 claims abstract description 28
- 238000005498 polishing Methods 0.000 claims abstract description 22
- 239000000463 material Substances 0.000 claims abstract description 12
- 239000002253 acid Substances 0.000 claims description 7
- 239000000126 substance Substances 0.000 claims description 3
- 235000012431 wafers Nutrition 0.000 abstract description 109
- 230000008021 deposition Effects 0.000 abstract description 4
- 238000005516 engineering process Methods 0.000 abstract 1
- 239000002245 particle Substances 0.000 description 13
- 239000002002 slurry Substances 0.000 description 11
- 238000004140 cleaning Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 5
- 239000000243 solution Substances 0.000 description 5
- 239000012670 alkaline solution Substances 0.000 description 4
- 241001050985 Disco Species 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000004049 embossing Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000005219 brazing Methods 0.000 description 2
- 239000008119 colloidal silica Substances 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 239000000314 lubricant Substances 0.000 description 2
- 238000011179 visual inspection Methods 0.000 description 2
- 229910018072 Al 2 O 3 Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005247 gettering Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004506 ultrasonic cleaning Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02052—Wet cleaning only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02016—Backside treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02024—Mirror polishing
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
- Grinding And Polishing Of Tertiary Curved Surfaces And Surfaces With Complex Shapes (AREA)
Abstract
【解決手段】ラッピング工程によって前処理された、前面および裏面が定義されている、裏面にラッピング損傷を有する半導体ウェーハの処理法の場合、この方法は、次の工程:ウェーハの裏面を研削し、ウェーハ材料を除去し、実質的にラッピング損傷を除去する工程;裏面の研削工程の後に、順次にウェーハの裏面および前面を研磨する工程を有する。
【効果】エピタキシャル層の付着後、本発明により処理されたウェーハは、2×2ビンにおいて22nm未満および10×10ビンにおいて70nm未満のHCTレベルを示す。
【選択図】なし
Description
Claims (3)
- ラッピング工程によって前処理された、前面および裏面が定義されている、裏面にラッピング損傷を有する半導体ウェーハの処理法において、この方法は、次の工程:
ウェーハの裏面を研削し、ウェーハ材料を除去し、実質的にラッピング損傷を除去する工程;
裏面の研削工程の後に、順次にウェーハの裏面および前面を研磨する工程を有することを特徴とする、半導体ウェーハの処理法。 - 前面および裏面が定義されている、ラッピングのために準備された半導体ウェーハの処理法において、この方法は、次の工程:
ウェーハをラッピングする工程;および
ウェーハをラッピングする工程の後に、ウェーハの裏面を微細に研削する工程を有することを特徴とする、半導体ウェーハの処理法。 - 前面および裏面が定義されている、ラッピングのために準備された半導体ウェーハの処理法において、この方法は、次の工程:
ウェーハをラッピングする工程;
ウェーハをラッピングする工程の後に、ウェーハの裏面を研削する工程;
ウェーハをラッピングする工程の後に、ウェーハをアルカリ物質で処理し、かつウェーハを酸物質で処理する工程;
ウェーハの裏面の研削工程の後に、ウェーハの裏面を研磨する工程;および
ウェーハの裏面の研磨工程の後に、ウェーハの前面を研磨する工程を有することを特徴とする、半導体ウェーハの処理法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/233,117 US7416962B2 (en) | 2002-08-30 | 2002-08-30 | Method for processing a semiconductor wafer including back side grinding |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2004096112A true JP2004096112A (ja) | 2004-03-25 |
Family
ID=31887678
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003307428A Pending JP2004096112A (ja) | 2002-08-30 | 2003-08-29 | 半導体ウェーハの処理法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7416962B2 (ja) |
JP (1) | JP2004096112A (ja) |
KR (1) | KR100572556B1 (ja) |
CN (1) | CN1487566A (ja) |
DE (1) | DE10333810B4 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011009747A (ja) * | 2009-06-24 | 2011-01-13 | Siltronic Ag | 半導体ウェハの製造方法 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4093793B2 (ja) * | 2002-04-30 | 2008-06-04 | 信越半導体株式会社 | 半導体ウエーハの製造方法及びウエーハ |
JP4795614B2 (ja) * | 2002-10-23 | 2011-10-19 | Hoya株式会社 | 情報記録媒体用ガラス基板及びその製造方法 |
US9368428B2 (en) | 2004-06-30 | 2016-06-14 | Cree, Inc. | Dielectric wafer level bonding with conductive feed-throughs for electrical connection and thermal management |
WO2006031641A2 (en) * | 2004-09-10 | 2006-03-23 | Cree, Inc. | Method of manufacturing carrier wafer and resulting carrier wafer structures |
KR100698098B1 (ko) * | 2005-09-13 | 2007-03-23 | 동부일렉트로닉스 주식회사 | 반도체 소자의 제조방법 |
JP2007150167A (ja) * | 2005-11-30 | 2007-06-14 | Shin Etsu Handotai Co Ltd | 半導体ウエーハの平面研削方法および製造方法 |
US7930058B2 (en) * | 2006-01-30 | 2011-04-19 | Memc Electronic Materials, Inc. | Nanotopography control and optimization using feedback from warp data |
DE102006020823B4 (de) * | 2006-05-04 | 2008-04-03 | Siltronic Ag | Verfahren zur Herstellung einer polierten Halbleiterscheibe |
US10873002B2 (en) * | 2006-10-20 | 2020-12-22 | Cree, Inc. | Permanent wafer bonding using metal alloy preform discs |
US20080206992A1 (en) * | 2006-12-29 | 2008-08-28 | Siltron Inc. | Method for manufacturing high flatness silicon wafer |
CA2695630A1 (en) * | 2007-08-28 | 2009-03-12 | Rem Technologies, Inc. | Method for inspecting and refurbishing engineering components |
DE102009030297B3 (de) * | 2009-06-24 | 2011-01-20 | Siltronic Ag | Verfahren zum Polieren einer Halbleiterscheibe |
JP2011029355A (ja) * | 2009-07-24 | 2011-02-10 | Sumco Corp | レーザマーク付き半導体ウェーハの製造方法 |
DE102009038941B4 (de) * | 2009-08-26 | 2013-03-21 | Siltronic Ag | Verfahren zur Herstellung einer Halbleiterscheibe |
DE102009052744B4 (de) * | 2009-11-11 | 2013-08-29 | Siltronic Ag | Verfahren zur Politur einer Halbleiterscheibe |
WO2011105255A1 (ja) * | 2010-02-26 | 2011-09-01 | 株式会社Sumco | 半導体ウェーハの製造方法 |
US9847411B2 (en) | 2013-06-09 | 2017-12-19 | Cree, Inc. | Recessed field plate transistor structures |
US9755059B2 (en) | 2013-06-09 | 2017-09-05 | Cree, Inc. | Cascode structures with GaN cap layers |
CN105081893B (zh) * | 2015-05-13 | 2018-11-06 | 北京通美晶体技术有限公司 | 一种超薄Ge单晶衬底材料及其制备方法 |
WO2017052558A1 (en) * | 2015-09-24 | 2017-03-30 | Intel Corporation | Techniques for revealing a backside of an integrated circuit device, and associated configurations |
KR102498148B1 (ko) | 2018-09-20 | 2023-02-08 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
JP7205413B2 (ja) * | 2019-08-07 | 2023-01-17 | 株式会社Sumco | レーザマーク付きシリコンウェーハの製造方法 |
KR102229588B1 (ko) | 2020-05-29 | 2021-03-17 | 에스케이씨 주식회사 | 웨이퍼의 제조방법, 에피택셜 웨이퍼의 제조방법, 이에 따라 제조된 웨이퍼 및 에피택셜 웨이퍼 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2910507B2 (ja) * | 1993-06-08 | 1999-06-23 | 信越半導体株式会社 | 半導体ウエーハの製造方法 |
KR100227924B1 (ko) | 1995-07-28 | 1999-11-01 | 가이데 히사오 | 반도체 웨이퍼 제조방법, 그 방법에 사용되는 연삭방법 및 이에 사용되는 장치 |
JPH09270400A (ja) * | 1996-01-31 | 1997-10-14 | Shin Etsu Handotai Co Ltd | 半導体ウェーハの製造方法 |
EP1019955A1 (en) * | 1997-08-21 | 2000-07-19 | MEMC Electronic Materials, Inc. | Method of processing semiconductor wafers |
JP3664593B2 (ja) * | 1998-11-06 | 2005-06-29 | 信越半導体株式会社 | 半導体ウエーハおよびその製造方法 |
JP3329288B2 (ja) | 1998-11-26 | 2002-09-30 | 信越半導体株式会社 | 半導体ウエーハおよびその製造方法 |
US6214704B1 (en) * | 1998-12-16 | 2001-04-10 | Memc Electronic Materials, Inc. | Method of processing semiconductor wafers to build in back surface damage |
DE19953152C1 (de) * | 1999-11-04 | 2001-02-15 | Wacker Siltronic Halbleitermat | Verfahren zur naßchemischen Oberflächenbehandlung einer Halbleiterscheibe |
US20010039101A1 (en) * | 2000-04-13 | 2001-11-08 | Wacker Siltronic Gesellschaft Fur Halbleitermaterialien Ag | Method for converting a reclaim wafer into a semiconductor wafer |
KR100792774B1 (ko) * | 2000-06-29 | 2008-01-11 | 신에쯔 한도타이 가부시키가이샤 | 반도체 웨이퍼의 가공방법 및 반도체 웨이퍼 |
JP2002124490A (ja) * | 2000-08-03 | 2002-04-26 | Sumitomo Metal Ind Ltd | 半導体ウェーハの製造方法 |
US6709981B2 (en) * | 2000-08-16 | 2004-03-23 | Memc Electronic Materials, Inc. | Method and apparatus for processing a semiconductor wafer using novel final polishing method |
DE10046933C2 (de) * | 2000-09-21 | 2002-08-29 | Wacker Siltronic Halbleitermat | Verfahren zur Politur von Siliciumscheiben |
-
2002
- 2002-08-30 US US10/233,117 patent/US7416962B2/en not_active Expired - Fee Related
-
2003
- 2003-07-24 DE DE10333810A patent/DE10333810B4/de not_active Expired - Fee Related
- 2003-08-28 KR KR1020030059883A patent/KR100572556B1/ko not_active IP Right Cessation
- 2003-08-29 JP JP2003307428A patent/JP2004096112A/ja active Pending
- 2003-08-29 CN CNA031551963A patent/CN1487566A/zh active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011009747A (ja) * | 2009-06-24 | 2011-01-13 | Siltronic Ag | 半導体ウェハの製造方法 |
US8389409B2 (en) | 2009-06-24 | 2013-03-05 | Siltronic Ag | Method for producing a semiconductor wafer |
Also Published As
Publication number | Publication date |
---|---|
US7416962B2 (en) | 2008-08-26 |
US20040043616A1 (en) | 2004-03-04 |
KR20040019998A (ko) | 2004-03-06 |
DE10333810B4 (de) | 2010-02-11 |
CN1487566A (zh) | 2004-04-07 |
DE10333810A1 (de) | 2004-03-18 |
KR100572556B1 (ko) | 2006-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2004096112A (ja) | 半導体ウェーハの処理法 | |
US6214704B1 (en) | Method of processing semiconductor wafers to build in back surface damage | |
JP5628224B2 (ja) | 基板表面を研磨するための方法 | |
JP6187579B2 (ja) | 半導体ウェーハの加工方法 | |
US6114245A (en) | Method of processing semiconductor wafers | |
JP6013858B2 (ja) | ウェーハの加工方法 | |
JP2009283964A (ja) | シリコン・オン・インシュレータ搬送ウエハのエッジ除去 | |
CN108352310A (zh) | 半导体晶片的加工方法 | |
JP6327329B1 (ja) | シリコンウェーハの研磨方法およびシリコンウェーハの製造方法 | |
JP5498857B2 (ja) | ウェーハの加工方法 | |
JP2017092135A (ja) | デバイスの製造方法 | |
US6599760B2 (en) | Epitaxial semiconductor wafer manufacturing method | |
CN118402045A (zh) | 半导体结晶晶圆的制造方法及制造装置 | |
JP2008277602A (ja) | 半導体集積回路装置の製造方法 | |
JP2001007064A (ja) | 半導体ウエーハの研削方法 | |
JP3550644B2 (ja) | 高平坦度ウェーハの再加工方法 | |
JP3399179B2 (ja) | ウェーハの加工方法 | |
JPH0957586A (ja) | ウェーハの加工方法 | |
EP2192609A1 (en) | Method of producing wafer for active layer | |
JP4154683B2 (ja) | 高平坦度裏面梨地ウェーハの製造方法および該製造方法に用いられる表面研削裏面ラップ装置 | |
JPS6381934A (ja) | ウエハおよびその製造方法 | |
WO1999031723A1 (en) | Method of improving the flatness of polished semiconductor wafers | |
TWI302003B (en) | Method for processing a semiconductor wafer including back side grinding | |
CN108496242B (zh) | 用于处理具有多晶面层的半导体晶片的方法 | |
KR20050113463A (ko) | 국소 플라즈마에 의한 웨이퍼 측면 가공을 포함하는웨이퍼 후면 연마 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060809 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061109 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070914 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080115 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20080118 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20081010 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090123 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090128 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090729 |