|
US7205758B1
(en)
|
2004-02-02 |
2007-04-17 |
Transmeta Corporation |
Systems and methods for adjusting threshold voltage
|
|
US7859062B1
(en)
|
2004-02-02 |
2010-12-28 |
Koniaris Kleanthes G |
Systems and methods for integrated circuits comprising multiple body biasing domains
|
|
US7816742B1
(en)
|
2004-09-30 |
2010-10-19 |
Koniaris Kleanthes G |
Systems and methods for integrated circuits comprising multiple body biasing domains
|
|
US6897671B1
(en)
*
|
2004-03-01 |
2005-05-24 |
Transmeta Corporation |
System and method for reducing heat dissipation during burn-in
|
|
US6900650B1
(en)
*
|
2004-03-01 |
2005-05-31 |
Transmeta Corporation |
System and method for controlling temperature during burn-in
|
|
US7248988B2
(en)
*
|
2004-03-01 |
2007-07-24 |
Transmeta Corporation |
System and method for reducing temperature variation during burn in
|
|
US7348827B2
(en)
*
|
2004-05-19 |
2008-03-25 |
Altera Corporation |
Apparatus and methods for adjusting performance of programmable logic devices
|
|
US7129745B2
(en)
*
|
2004-05-19 |
2006-10-31 |
Altera Corporation |
Apparatus and methods for adjusting performance of integrated circuits
|
|
WO2005125012A1
(en)
*
|
2004-06-15 |
2005-12-29 |
Koninklijke Philips Electronics N.V. |
Adaptive control of power supply for integrated circuits
|
|
US7509504B1
(en)
*
|
2004-09-30 |
2009-03-24 |
Transmeta Corporation |
Systems and methods for control of integrated circuits comprising body biasing systems
|
|
JP4835856B2
(ja)
*
|
2005-01-06 |
2011-12-14 |
日本電気株式会社 |
半導体集積回路装置
|
|
JP2007103863A
(ja)
*
|
2005-10-07 |
2007-04-19 |
Nec Electronics Corp |
半導体デバイス
|
|
JP5105462B2
(ja)
*
|
2005-12-27 |
2012-12-26 |
ルネサスエレクトロニクス株式会社 |
半導体集積回路
|
|
US7355437B2
(en)
|
2006-03-06 |
2008-04-08 |
Altera Corporation |
Latch-up prevention circuitry for integrated circuits with transistor body biasing
|
|
US7495471B2
(en)
|
2006-03-06 |
2009-02-24 |
Altera Corporation |
Adjustable transistor body bias circuitry
|
|
US7330049B2
(en)
|
2006-03-06 |
2008-02-12 |
Altera Corporation |
Adjustable transistor body bias generation circuitry with latch-up prevention
|
|
US7902611B1
(en)
*
|
2007-11-27 |
2011-03-08 |
Altera Corporation |
Integrated circuit well isolation structures
|
|
US7952423B2
(en)
*
|
2008-09-30 |
2011-05-31 |
Altera Corporation |
Process/design methodology to enable high performance logic and analog circuits using a single process
|
|
JP4972634B2
(ja)
*
|
2008-12-17 |
2012-07-11 |
株式会社日立製作所 |
半導体装置
|
|
CN102396156A
(zh)
*
|
2009-02-12 |
2012-03-28 |
莫塞德技术公司 |
用于片内终结的终结电路
|
|
US7969186B2
(en)
*
|
2009-06-02 |
2011-06-28 |
Mips Technologies |
Apparatus and method for forming a mixed signal circuit with fully customizable analog cells and programmable interconnect
|
|
US8228115B1
(en)
*
|
2009-06-22 |
2012-07-24 |
Xilinx, Inc. |
Circuit for biasing a well from three voltages
|
|
JP5466485B2
(ja)
*
|
2009-11-12 |
2014-04-09 |
ルネサスエレクトロニクス株式会社 |
マイクロコンピュータ
|
|
JP2011166153A
(ja)
*
|
2010-02-12 |
2011-08-25 |
Samsung Electronics Co Ltd |
ガードリング構造を有する半導体デバイス、ディスプレイドライバ回路、及びディスプレイ装置
|
|
US8536674B2
(en)
*
|
2010-12-20 |
2013-09-17 |
General Electric Company |
Integrated circuit and method of fabricating same
|
|
US9013228B2
(en)
*
|
2011-06-20 |
2015-04-21 |
Stmicroelectronics Sa |
Method for providing a system on chip with power and body bias voltages
|
|
FR2976723A1
(fr)
*
|
2011-06-20 |
2012-12-21 |
St Microelectronics Sa |
Procede d'alimentation et de polarisation de caissons d'un systeme integre sur puce
|
|
US8723592B2
(en)
*
|
2011-08-12 |
2014-05-13 |
Nxp B.V. |
Adjustable body bias circuit
|
|
JP5946318B2
(ja)
*
|
2012-05-02 |
2016-07-06 |
株式会社半導体エネルギー研究所 |
半導体装置
|
|
US8963627B2
(en)
|
2013-06-05 |
2015-02-24 |
Via Technologies, Inc. |
Digital power gating with controlled resume
|
|
US9000834B2
(en)
*
|
2013-06-05 |
2015-04-07 |
Via Technologies, Inc. |
Digital power gating with global voltage shift
|
|
US9450580B2
(en)
|
2013-06-05 |
2016-09-20 |
Via Technologies, Inc. |
Digital power gating with programmable control parameter
|
|
US9007122B2
(en)
|
2013-06-05 |
2015-04-14 |
Via Technologies, Inc. |
Digital power gating with state retention
|
|
JP6384210B2
(ja)
*
|
2014-09-02 |
2018-09-05 |
株式会社ソシオネクスト |
半導体装置
|
|
US9659933B2
(en)
*
|
2015-04-27 |
2017-05-23 |
Stmicroelectronics International N.V. |
Body bias multiplexer for stress-free transmission of positive and negative supplies
|
|
FR3058564B1
(fr)
*
|
2016-11-07 |
2019-05-31 |
Stmicroelectronics Sa |
Procede et circuit de polarisation de circuits integres
|
|
US10101382B2
(en)
*
|
2016-12-30 |
2018-10-16 |
Texas Instruments Incorporated |
Systems and methods for dynamic Rdson measurement
|
|
JP6538902B2
(ja)
*
|
2018-02-14 |
2019-07-03 |
株式会社半導体エネルギー研究所 |
半導体装置
|
|
US11262780B1
(en)
*
|
2020-11-12 |
2022-03-01 |
Micron Technology, Inc. |
Back-bias optimization
|