JP2003303880A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003303880A5 JP2003303880A5 JP2002107862A JP2002107862A JP2003303880A5 JP 2003303880 A5 JP2003303880 A5 JP 2003303880A5 JP 2002107862 A JP2002107862 A JP 2002107862A JP 2002107862 A JP2002107862 A JP 2002107862A JP 2003303880 A5 JP2003303880 A5 JP 2003303880A5
- Authority
- JP
- Japan
- Prior art keywords
- insulating film
- film
- wiring
- wiring structure
- structure according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002107862A JP2003303880A (ja) | 2002-04-10 | 2002-04-10 | 積層層間絶縁膜構造を利用した配線構造およびその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002107862A JP2003303880A (ja) | 2002-04-10 | 2002-04-10 | 積層層間絶縁膜構造を利用した配線構造およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003303880A JP2003303880A (ja) | 2003-10-24 |
| JP2003303880A5 true JP2003303880A5 (enExample) | 2005-09-15 |
Family
ID=29391778
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002107862A Pending JP2003303880A (ja) | 2002-04-10 | 2002-04-10 | 積層層間絶縁膜構造を利用した配線構造およびその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2003303880A (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7202177B2 (en) * | 2003-10-08 | 2007-04-10 | Lam Research Corporation | Nitrous oxide stripping process for organosilicate glass |
| JP4916653B2 (ja) * | 2003-10-28 | 2012-04-18 | 株式会社半導体エネルギー研究所 | 配線基板の作製方法及び半導体装置の作製方法 |
| US8263983B2 (en) | 2003-10-28 | 2012-09-11 | Semiconductor Energy Laboratory Co., Ltd. | Wiring substrate and semiconductor device |
| JP2005217371A (ja) * | 2004-02-02 | 2005-08-11 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
| TW200609118A (en) * | 2004-05-21 | 2006-03-16 | Jsr Corp | Laminated body and semiconductor device |
| JP2006005190A (ja) | 2004-06-18 | 2006-01-05 | Renesas Technology Corp | 半導体装置 |
| JP4949656B2 (ja) * | 2005-08-12 | 2012-06-13 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| JP5145636B2 (ja) * | 2005-12-27 | 2013-02-20 | 富士ゼロックス株式会社 | 液滴吐出ヘッド及び液滴吐出装置 |
| KR101446226B1 (ko) | 2006-11-27 | 2014-10-01 | 엘지디스플레이 주식회사 | 플렉서블 표시장치 및 그 제조 방법 |
| JP6360276B2 (ja) * | 2012-03-08 | 2018-07-18 | 東京エレクトロン株式会社 | 半導体装置、半導体装置の製造方法、半導体製造装置 |
-
2002
- 2002-04-10 JP JP2002107862A patent/JP2003303880A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002164428A5 (enExample) | ||
| JP3596790B2 (ja) | 集積回路用絶縁体とその製造方法 | |
| TWI234231B (en) | Reliable low-k interconnect structure with hybrid dielectric | |
| JP4170103B2 (ja) | 半導体装置、および半導体装置の製造方法 | |
| TWI300971B (en) | Semiconductor device | |
| JP2006506806A5 (enExample) | ||
| TWI227907B (en) | Semiconductor device and method of manufacturing the same | |
| TW200601562A (en) | Semiconductor device and semiconductor assembly | |
| EP1267402A3 (en) | Semiconductor device and method of production of same | |
| KR970072193A (ko) | 다단 매립 배선구조 | |
| JP3780189B2 (ja) | 半導体装置の製造方法及び半導体装置 | |
| JP2003303880A5 (enExample) | ||
| TW200403807A (en) | Interconnect structures containing stress adjustment cap layer | |
| JP2005294525A (ja) | 半導体装置の製造方法 | |
| JP2001284342A5 (enExample) | ||
| JPH10150105A5 (enExample) | ||
| CN101740547A (zh) | 半导体器件及制造半导体器件的方法 | |
| TW200608519A (en) | Semiconductor device and manufacturing method therefor | |
| JP2005217142A (ja) | 半導体装置の製造方法 | |
| KR970053159A (ko) | 반도체 기판 범프 및 그 제조방법 | |
| JP2006128638A5 (enExample) | ||
| JP2001298171A (ja) | シリコン・オン・インシュレータ(soi)技術の高kおよび低k埋込酸化物のための方法および構造 | |
| JP2010080607A (ja) | 半導体装置の製造方法 | |
| TWI268563B (en) | Method and structure for improving adhesion between intermetal dielectric layer and cap layer | |
| US8227922B2 (en) | Semiconductor device having a multilayer interconnection structure that includes an etching stopper film |