JP2003218681A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003218681A5 JP2003218681A5 JP2002015272A JP2002015272A JP2003218681A5 JP 2003218681 A5 JP2003218681 A5 JP 2003218681A5 JP 2002015272 A JP2002015272 A JP 2002015272A JP 2002015272 A JP2002015272 A JP 2002015272A JP 2003218681 A5 JP2003218681 A5 JP 2003218681A5
- Authority
- JP
- Japan
- Prior art keywords
- logic
- circuit
- semiconductor integrated
- logic circuit
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 6
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002015272A JP3895994B2 (ja) | 2002-01-24 | 2002-01-24 | 半導体集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002015272A JP3895994B2 (ja) | 2002-01-24 | 2002-01-24 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003218681A JP2003218681A (ja) | 2003-07-31 |
| JP2003218681A5 true JP2003218681A5 (enExample) | 2005-08-11 |
| JP3895994B2 JP3895994B2 (ja) | 2007-03-22 |
Family
ID=27651722
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002015272A Expired - Fee Related JP3895994B2 (ja) | 2002-01-24 | 2002-01-24 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3895994B2 (enExample) |
-
2002
- 2002-01-24 JP JP2002015272A patent/JP3895994B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001312893A5 (enExample) | ||
| KR100806127B1 (ko) | 피크 커런트를 감소시키는 파워 게이팅 회로 및 파워게이팅 방법 | |
| JP4261507B2 (ja) | クロックネットワークの消費電力低減回路 | |
| JP2005536161A5 (enExample) | ||
| DE602004006734D1 (de) | Schmitt-trigger-schaltung in soi-technik | |
| CN110431629B (zh) | 半导体集成电路 | |
| US20160182051A1 (en) | Level-Shifter Circuit for Low-Input Voltages | |
| CN106357265B (zh) | 一种小面积高速的六输入查找表结构 | |
| JP2003218681A5 (enExample) | ||
| JPS598431A (ja) | バツフア回路 | |
| JP2004120373A5 (enExample) | ||
| KR101115474B1 (ko) | 지연회로 | |
| JP2006024886A5 (enExample) | ||
| JP2004153690A (ja) | トライステートバッファ回路 | |
| JP6510920B2 (ja) | ドライバ回路及びそれを備えたデジタルアンプ | |
| JP2021163917A5 (enExample) | ||
| JP6697521B2 (ja) | メモリデバイス | |
| KR100278992B1 (ko) | 전가산기 | |
| KR100472727B1 (ko) | 저전압용 인버터 체인 회로_ | |
| JP2013187712A (ja) | レベルシフタ回路及び半導体集積回路並びにレベルシフタ回路の制御方法 | |
| KR100464952B1 (ko) | 논리회로를이용한4-2컴프레서 | |
| KR940000256Y1 (ko) | 반가산기 회로 | |
| JP5712890B2 (ja) | ラッチ回路 | |
| KR100481846B1 (ko) | 익스클루시브 오어/노어 게이트 회로 | |
| KR19980045906A (ko) | 고속 반가산기 회로 |