JP2006024886A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006024886A5 JP2006024886A5 JP2005055707A JP2005055707A JP2006024886A5 JP 2006024886 A5 JP2006024886 A5 JP 2006024886A5 JP 2005055707 A JP2005055707 A JP 2005055707A JP 2005055707 A JP2005055707 A JP 2005055707A JP 2006024886 A5 JP2006024886 A5 JP 2006024886A5
- Authority
- JP
- Japan
- Prior art keywords
- state
- output
- semiconductor integrated
- signal
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005055707A JP2006024886A (ja) | 2004-06-07 | 2005-03-01 | 半導体集積回路装置 |
| TW094114250A TW200612547A (en) | 2004-06-07 | 2005-05-03 | Semiconductor IC device |
| US11/132,254 US20050270064A1 (en) | 2004-06-07 | 2005-05-19 | Semiconductor device |
| KR1020050046640A KR20060046363A (ko) | 2004-06-07 | 2005-06-01 | 반도체 집적회로 장치 |
| US12/189,496 US20080303548A1 (en) | 2004-06-07 | 2008-08-11 | Semiconductor device |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004168127 | 2004-06-07 | ||
| JP2005055707A JP2006024886A (ja) | 2004-06-07 | 2005-03-01 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006024886A JP2006024886A (ja) | 2006-01-26 |
| JP2006024886A5 true JP2006024886A5 (enExample) | 2008-04-10 |
Family
ID=35446996
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005055707A Withdrawn JP2006024886A (ja) | 2004-06-07 | 2005-03-01 | 半導体集積回路装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US20050270064A1 (enExample) |
| JP (1) | JP2006024886A (enExample) |
| KR (1) | KR20060046363A (enExample) |
| TW (1) | TW200612547A (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101205323B1 (ko) * | 2006-09-28 | 2012-11-27 | 삼성전자주식회사 | 리텐션 입/출력 장치를 이용하여 슬립모드를 구현하는시스템 온 칩 |
| US7839016B2 (en) * | 2007-12-13 | 2010-11-23 | Arm Limited | Maintaining output I/O signals within an integrated circuit with multiple power domains |
| JP6283237B2 (ja) * | 2013-03-14 | 2018-02-21 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US9417640B2 (en) * | 2014-05-09 | 2016-08-16 | Macronix International Co., Ltd. | Input pin control |
| CN108322211B (zh) * | 2017-01-18 | 2021-04-02 | 中芯国际集成电路制造(上海)有限公司 | 一种i/o接口电路输出状态的检测电路和电子系统 |
| JP2019053656A (ja) * | 2017-09-19 | 2019-04-04 | 東芝メモリ株式会社 | 半導体記憶装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3218103B2 (ja) * | 1992-12-25 | 2001-10-15 | 三菱電機株式会社 | 半導体記憶装置 |
| JP3567601B2 (ja) * | 1995-03-30 | 2004-09-22 | セイコーエプソン株式会社 | 入出力バッファ回路及び出力バッファ回路 |
| US6118302A (en) * | 1996-05-28 | 2000-09-12 | Altera Corporation | Interface for low-voltage semiconductor devices |
| US6448812B1 (en) * | 1998-06-11 | 2002-09-10 | Infineon Technologies North America Corp. | Pull up/pull down logic for holding a defined value during power down mode |
| US6624656B1 (en) * | 1999-10-15 | 2003-09-23 | Triscend Corporation | Input/output circuit with user programmable functions |
| JP3674488B2 (ja) * | 2000-09-29 | 2005-07-20 | セイコーエプソン株式会社 | 表示コントロール方法、表示コントローラ、表示ユニット及び電子機器 |
| JP2003187593A (ja) * | 2001-12-19 | 2003-07-04 | Toshiba Corp | 半導体装置及び不揮発性半導体記憶装置 |
| JP3607262B2 (ja) * | 2002-05-28 | 2005-01-05 | 沖電気工業株式会社 | 半導体装置の静電破壊防止保護回路 |
| US6795369B2 (en) * | 2002-11-22 | 2004-09-21 | Samsung Electronics Co., Ltd. | Address buffer and semiconductor memory device using the same |
-
2005
- 2005-03-01 JP JP2005055707A patent/JP2006024886A/ja not_active Withdrawn
- 2005-05-03 TW TW094114250A patent/TW200612547A/zh unknown
- 2005-05-19 US US11/132,254 patent/US20050270064A1/en not_active Abandoned
- 2005-06-01 KR KR1020050046640A patent/KR20060046363A/ko not_active Withdrawn
-
2008
- 2008-08-11 US US12/189,496 patent/US20080303548A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105471410B (zh) | 具有低时钟功率的触发器 | |
| US7859310B2 (en) | Semiconductor integrated circuit | |
| CN107078724B (zh) | 高速电平移位复用器 | |
| KR102038745B1 (ko) | 입력/출력 회로 및 입력/출력 회로를 실행하는 방법 | |
| CN110663182A (zh) | 具有支持广电压供应范围的并联电压阈值架构的电路 | |
| CN110679088A (zh) | 用于宽的低电压供应范围的电平移位器 | |
| CN106797212B (zh) | 在集成电路器件中提供电压电平移位的电路和方法 | |
| CN1957531B (zh) | 先断后通预驱动器 | |
| CN100444523C (zh) | 双电压三态缓冲器电路 | |
| TW202119759A (zh) | 全數位靜態真單相時鐘(tspc)觸發器 | |
| US5495195A (en) | Output buffer for a high density programmable logic device | |
| JP2006024886A5 (enExample) | ||
| US7233184B1 (en) | Method and apparatus for a configurable latch | |
| CN107872218B (zh) | 电流模式逻辑电路 | |
| CN114095004B (zh) | 驱动电路 | |
| US6965251B1 (en) | Input buffer with hysteresis option | |
| WO2004051849A2 (en) | Voltage level shifter circuit having high speed and low switching power | |
| TW201334415A (zh) | 三態閘 | |
| CN105720958B (zh) | Fpga芯片上电控制方法、电路及fpga芯片 | |
| CN110663185A (zh) | 三态输出缓冲器的栅极控制电路 | |
| JP6473331B2 (ja) | 標準マイクロコントローラに統合された周辺装置としてのアナログ信号適合可能cmos | |
| CN106357265B (zh) | 一种小面积高速的六输入查找表结构 | |
| KR100925034B1 (ko) | 비동기 디지털 신호레벨 변환회로 | |
| US8497722B2 (en) | SR flip-flop | |
| CN110932705A (zh) | 一种电源轨切换电路 |