JP3895994B2 - 半導体集積回路 - Google Patents

半導体集積回路 Download PDF

Info

Publication number
JP3895994B2
JP3895994B2 JP2002015272A JP2002015272A JP3895994B2 JP 3895994 B2 JP3895994 B2 JP 3895994B2 JP 2002015272 A JP2002015272 A JP 2002015272A JP 2002015272 A JP2002015272 A JP 2002015272A JP 3895994 B2 JP3895994 B2 JP 3895994B2
Authority
JP
Japan
Prior art keywords
circuit
power supply
transistors
logic
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002015272A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003218681A5 (enExample
JP2003218681A (ja
Inventor
英俊 田中
教夫 大久保
祐行 宮▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2002015272A priority Critical patent/JP3895994B2/ja
Publication of JP2003218681A publication Critical patent/JP2003218681A/ja
Publication of JP2003218681A5 publication Critical patent/JP2003218681A5/ja
Application granted granted Critical
Publication of JP3895994B2 publication Critical patent/JP3895994B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP2002015272A 2002-01-24 2002-01-24 半導体集積回路 Expired - Fee Related JP3895994B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002015272A JP3895994B2 (ja) 2002-01-24 2002-01-24 半導体集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002015272A JP3895994B2 (ja) 2002-01-24 2002-01-24 半導体集積回路

Publications (3)

Publication Number Publication Date
JP2003218681A JP2003218681A (ja) 2003-07-31
JP2003218681A5 JP2003218681A5 (enExample) 2005-08-11
JP3895994B2 true JP3895994B2 (ja) 2007-03-22

Family

ID=27651722

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002015272A Expired - Fee Related JP3895994B2 (ja) 2002-01-24 2002-01-24 半導体集積回路

Country Status (1)

Country Link
JP (1) JP3895994B2 (enExample)

Also Published As

Publication number Publication date
JP2003218681A (ja) 2003-07-31

Similar Documents

Publication Publication Date Title
US7576582B2 (en) Low-power clock gating circuit
US7908499B2 (en) Semiconductor integrated circuit comprising master-slave flip-flop and combinational circuit with pseudo-power supply lines
JP2010519612A (ja) 選択的なバックバイアスを使用する動的リーク制御回路
EP1170865B1 (en) Semiconductor integrated circuit, logic operation circuit, and flip flop
US6925026B2 (en) Semiconductor device adapted for power shutdown and power resumption
US8723592B2 (en) Adjustable body bias circuit
US20080098342A1 (en) Semiconductor integrated circuit designing method, semiconductor integrated circuit device, and electronic device
JP3693911B2 (ja) 半導体集積回路
JP2005285895A (ja) 半導体回路装置
US6838927B2 (en) Semiconductor integrated circuit with stabilizing capacity
US7715263B2 (en) Semiconductor memory device
KR100511028B1 (ko) 유휴 상태 동안 게이트 누설을 완화하는 기술
JP3895994B2 (ja) 半導体集積回路
US20040026751A1 (en) Semiconductor integrated circuit device
US6850094B2 (en) Semiconductor integrated circuit having a plurality of threshold voltages
KR100559738B1 (ko) 멀티-쓰래쉬홀드 시모스 제어 장치, 멀티-쓰래쉬홀드 시모스 집적 회로 및 멀티-쓰래쉬홀드 시모스 제어 방법
JP4829034B2 (ja) 半導体集積回路
JP2003086693A (ja) 半導体集積回路
US6335650B1 (en) Method and apparatus for adjusting time delays in circuits with multiple operating supply voltages
JP4304124B2 (ja) 半導体装置
JP5262082B2 (ja) 半導体集積回路
KR100914553B1 (ko) 반도체 집적회로
JP2006054723A (ja) 半導体装置および制御方法
KR20230167130A (ko) 웨이크업 시간 및 전력 누설 감소를 위한 전력 게이팅 스위치 트리 구조
JP2010011121A (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050121

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050121

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061201

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20061212

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061215

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees