JP2005536161A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005536161A5 JP2005536161A5 JP2004530071A JP2004530071A JP2005536161A5 JP 2005536161 A5 JP2005536161 A5 JP 2005536161A5 JP 2004530071 A JP2004530071 A JP 2004530071A JP 2004530071 A JP2004530071 A JP 2004530071A JP 2005536161 A5 JP2005536161 A5 JP 2005536161A5
- Authority
- JP
- Japan
- Prior art keywords
- supply voltage
- voltage
- input
- reconfigurable device
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003247 decreasing effect Effects 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/224,093 US6859084B2 (en) | 2002-08-19 | 2002-08-19 | Low-power voltage modulation circuit for pass devices |
| PCT/EP2003/008576 WO2004019495A2 (en) | 2002-08-19 | 2003-08-01 | Supply voltage modulation circuit for mos transistors, reconfigurable logic device and method of processing an input signal to a logic circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005536161A JP2005536161A (ja) | 2005-11-24 |
| JP2005536161A5 true JP2005536161A5 (enExample) | 2006-01-12 |
| JP4201202B2 JP4201202B2 (ja) | 2008-12-24 |
Family
ID=31715215
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004530071A Expired - Fee Related JP4201202B2 (ja) | 2002-08-19 | 2003-08-01 | パス装置用低電圧変調回路 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6859084B2 (enExample) |
| EP (1) | EP1537666B1 (enExample) |
| JP (1) | JP4201202B2 (enExample) |
| AT (1) | ATE401700T1 (enExample) |
| AU (1) | AU2003260358A1 (enExample) |
| DE (1) | DE60322231D1 (enExample) |
| WO (1) | WO2004019495A2 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6946903B2 (en) * | 2003-07-28 | 2005-09-20 | Elixent Limited | Methods and systems for reducing leakage current in semiconductor circuits |
| KR100687867B1 (ko) * | 2004-07-21 | 2007-02-27 | 주식회사 하이닉스반도체 | 저전력 고성능 인버터 회로 |
| US20070008004A1 (en) * | 2005-07-11 | 2007-01-11 | Vikram Santurkar | Apparatus and methods for low-power routing circuitry in programmable logic devices |
| US7362126B1 (en) * | 2005-08-17 | 2008-04-22 | National Semiconductor Corporation | Floating CMOS input circuit that does not draw DC current |
| US20070047364A1 (en) * | 2005-08-31 | 2007-03-01 | International Business Machines Corporation | Methods and apparatus for varying a supply voltage or reference voltage using independent control of diode voltage in asymmetrical double-gate devices |
| US7567096B2 (en) * | 2007-03-21 | 2009-07-28 | Qualcomm Incorporated | Circuit device and method of controlling a voltage swing |
| DE102008002749A1 (de) * | 2008-06-27 | 2009-12-31 | Carl Zeiss Smt Ag | Beleuchtungsoptik für die Mikrolithografie |
| US9166567B2 (en) * | 2013-03-15 | 2015-10-20 | University Of California, San Diego | Data-retained power-gating circuit and devices including the same |
| EP4158779A4 (en) | 2020-06-02 | 2024-03-20 | INTEL Corporation | DYNAMIC FLOATING POWER RAIL FOR CDAC CIRCUITS |
| CN115201542A (zh) * | 2021-04-09 | 2022-10-18 | 联芸科技(杭州)股份有限公司 | 电压检测电路 |
| CN114389598A (zh) * | 2022-03-23 | 2022-04-22 | 武汉市聚芯微电子有限责任公司 | 一种转换装置、接口电路及芯片 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59208926A (ja) | 1983-05-13 | 1984-11-27 | Hitachi Ltd | シユミツトトリガ回路 |
| JP2770941B2 (ja) | 1985-12-10 | 1998-07-02 | シチズン時計株式会社 | シユミツトトリガ回路 |
| JPS62178015A (ja) | 1986-01-31 | 1987-08-05 | Nippon Telegr & Teleph Corp <Ntt> | デイジタル論理fet回路 |
| JP2585348B2 (ja) * | 1988-02-22 | 1997-02-26 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US5684415A (en) * | 1995-12-22 | 1997-11-04 | Symbios Logic Inc. | 5 volt driver in a 3 volt CMOS process |
| US5894227A (en) * | 1996-03-15 | 1999-04-13 | Translogic Technology, Inc. | Level restoration circuit for pass logic devices |
| US5828231A (en) * | 1996-08-20 | 1998-10-27 | Xilinx, Inc. | High voltage tolerant input/output circuit |
| US5767728A (en) | 1996-09-05 | 1998-06-16 | International Business Machines Corporation | Noise tolerant CMOS inverter circuit having a resistive bias |
| US6285213B1 (en) | 1997-11-19 | 2001-09-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
| US6118303A (en) * | 1998-04-17 | 2000-09-12 | Lsi Logic Corporation | Integrated circuit I/O buffer having pass gate protection with RC delay |
| KR100297139B1 (ko) | 1998-04-20 | 2001-10-29 | 가네꼬 히사시 | 반도체 집적회로 |
| EP1061525B1 (en) * | 1999-06-17 | 2006-03-08 | STMicroelectronics S.r.l. | Row decoder for a nonvolatile memory with possibility of selectively biasing word lines to positive or negative voltages |
-
2002
- 2002-08-19 US US10/224,093 patent/US6859084B2/en not_active Expired - Lifetime
-
2003
- 2003-08-01 JP JP2004530071A patent/JP4201202B2/ja not_active Expired - Fee Related
- 2003-08-01 EP EP03792245A patent/EP1537666B1/en not_active Expired - Lifetime
- 2003-08-01 AU AU2003260358A patent/AU2003260358A1/en not_active Abandoned
- 2003-08-01 WO PCT/EP2003/008576 patent/WO2004019495A2/en not_active Ceased
- 2003-08-01 AT AT03792245T patent/ATE401700T1/de not_active IP Right Cessation
- 2003-08-01 DE DE60322231T patent/DE60322231D1/de not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9806716B2 (en) | Output signal generation circuitry for converting an input signal from a source voltage domain into an output signal for a destination voltage domain | |
| EP1369997A3 (en) | Input/output buffer | |
| JP2005536161A5 (enExample) | ||
| JP2010283453A5 (enExample) | ||
| JP2004343396A (ja) | レベルシフト回路 | |
| CN100367669C (zh) | 信号电平转换电路 | |
| JP5184326B2 (ja) | 低電圧での能力を備えた高速出力回路 | |
| JP2004153713A (ja) | 差動回路及びそれを備えた受信装置 | |
| US6373291B1 (en) | Pass transistor logic circuit for reducing power consumption | |
| US9407266B2 (en) | Programmable single-supply level-shifter circuit | |
| US6859089B2 (en) | Power switching circuit with controlled reverse leakage | |
| JP4201202B2 (ja) | パス装置用低電圧変調回路 | |
| US6956401B1 (en) | Differential input buffers with elevated power supplies | |
| KR100759775B1 (ko) | 입출력 버퍼 회로 | |
| JP2012065185A (ja) | レベルシフト回路 | |
| JP3565067B2 (ja) | Cmosロジック用電源回路 | |
| JP6818656B2 (ja) | シュミットトリガ回路 | |
| JP2011250189A (ja) | レベル変換回路及び電子機器 | |
| CN111052610A (zh) | 数据接口、芯片和芯片系统 | |
| JP2004180303A (ja) | レベル変換デジタルスイッチ | |
| US9960760B2 (en) | Multi-level output cascode power stage | |
| US6771095B1 (en) | Level translating digital switch | |
| US7429878B2 (en) | Apparatus for controlling drive current in semiconductor integrated circuit devices | |
| JP3038891B2 (ja) | 半導体集積回路装置 | |
| JP2003218681A5 (enExample) |