DE60322231D1 - Rekonfigurierbare logikanordnung mit schaltungen zur modulation der betriebsspannung von mos transistoren - Google Patents
Rekonfigurierbare logikanordnung mit schaltungen zur modulation der betriebsspannung von mos transistorenInfo
- Publication number
- DE60322231D1 DE60322231D1 DE60322231T DE60322231T DE60322231D1 DE 60322231 D1 DE60322231 D1 DE 60322231D1 DE 60322231 T DE60322231 T DE 60322231T DE 60322231 T DE60322231 T DE 60322231T DE 60322231 D1 DE60322231 D1 DE 60322231D1
- Authority
- DE
- Germany
- Prior art keywords
- modulating
- circuits
- operating voltage
- mos transistors
- reconfigurable logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018585—Coupling arrangements; Interface arrangements using field effect transistors only programmable
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/224,093 US6859084B2 (en) | 2002-08-19 | 2002-08-19 | Low-power voltage modulation circuit for pass devices |
| PCT/EP2003/008576 WO2004019495A2 (en) | 2002-08-19 | 2003-08-01 | Supply voltage modulation circuit for mos transistors, reconfigurable logic device and method of processing an input signal to a logic circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE60322231D1 true DE60322231D1 (de) | 2008-08-28 |
Family
ID=31715215
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE60322231T Expired - Lifetime DE60322231D1 (de) | 2002-08-19 | 2003-08-01 | Rekonfigurierbare logikanordnung mit schaltungen zur modulation der betriebsspannung von mos transistoren |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6859084B2 (enExample) |
| EP (1) | EP1537666B1 (enExample) |
| JP (1) | JP4201202B2 (enExample) |
| AT (1) | ATE401700T1 (enExample) |
| AU (1) | AU2003260358A1 (enExample) |
| DE (1) | DE60322231D1 (enExample) |
| WO (1) | WO2004019495A2 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6946903B2 (en) * | 2003-07-28 | 2005-09-20 | Elixent Limited | Methods and systems for reducing leakage current in semiconductor circuits |
| KR100687867B1 (ko) * | 2004-07-21 | 2007-02-27 | 주식회사 하이닉스반도체 | 저전력 고성능 인버터 회로 |
| US20070008004A1 (en) * | 2005-07-11 | 2007-01-11 | Vikram Santurkar | Apparatus and methods for low-power routing circuitry in programmable logic devices |
| US7362126B1 (en) * | 2005-08-17 | 2008-04-22 | National Semiconductor Corporation | Floating CMOS input circuit that does not draw DC current |
| US20070047364A1 (en) * | 2005-08-31 | 2007-03-01 | International Business Machines Corporation | Methods and apparatus for varying a supply voltage or reference voltage using independent control of diode voltage in asymmetrical double-gate devices |
| US7567096B2 (en) * | 2007-03-21 | 2009-07-28 | Qualcomm Incorporated | Circuit device and method of controlling a voltage swing |
| DE102008002749A1 (de) * | 2008-06-27 | 2009-12-31 | Carl Zeiss Smt Ag | Beleuchtungsoptik für die Mikrolithografie |
| US9166567B2 (en) * | 2013-03-15 | 2015-10-20 | University Of California, San Diego | Data-retained power-gating circuit and devices including the same |
| WO2021247010A1 (en) * | 2020-06-02 | 2021-12-09 | Intel Corporation | Dynamic power rail floating for cdac circuits |
| CN115201542A (zh) * | 2021-04-09 | 2022-10-18 | 联芸科技(杭州)股份有限公司 | 电压检测电路 |
| CN114389598A (zh) * | 2022-03-23 | 2022-04-22 | 武汉市聚芯微电子有限责任公司 | 一种转换装置、接口电路及芯片 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59208926A (ja) | 1983-05-13 | 1984-11-27 | Hitachi Ltd | シユミツトトリガ回路 |
| JP2770941B2 (ja) | 1985-12-10 | 1998-07-02 | シチズン時計株式会社 | シユミツトトリガ回路 |
| JPS62178015A (ja) | 1986-01-31 | 1987-08-05 | Nippon Telegr & Teleph Corp <Ntt> | デイジタル論理fet回路 |
| JP2585348B2 (ja) * | 1988-02-22 | 1997-02-26 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US5684415A (en) * | 1995-12-22 | 1997-11-04 | Symbios Logic Inc. | 5 volt driver in a 3 volt CMOS process |
| US5894227A (en) | 1996-03-15 | 1999-04-13 | Translogic Technology, Inc. | Level restoration circuit for pass logic devices |
| US5828231A (en) * | 1996-08-20 | 1998-10-27 | Xilinx, Inc. | High voltage tolerant input/output circuit |
| US5767728A (en) | 1996-09-05 | 1998-06-16 | International Business Machines Corporation | Noise tolerant CMOS inverter circuit having a resistive bias |
| US6285213B1 (en) | 1997-11-19 | 2001-09-04 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device |
| US6118303A (en) * | 1998-04-17 | 2000-09-12 | Lsi Logic Corporation | Integrated circuit I/O buffer having pass gate protection with RC delay |
| US6208171B1 (en) | 1998-04-20 | 2001-03-27 | Nec Corporation | Semiconductor integrated circuit device with low power consumption and simple manufacturing steps |
| EP1061525B1 (en) * | 1999-06-17 | 2006-03-08 | STMicroelectronics S.r.l. | Row decoder for a nonvolatile memory with possibility of selectively biasing word lines to positive or negative voltages |
-
2002
- 2002-08-19 US US10/224,093 patent/US6859084B2/en not_active Expired - Lifetime
-
2003
- 2003-08-01 EP EP03792245A patent/EP1537666B1/en not_active Expired - Lifetime
- 2003-08-01 DE DE60322231T patent/DE60322231D1/de not_active Expired - Lifetime
- 2003-08-01 WO PCT/EP2003/008576 patent/WO2004019495A2/en not_active Ceased
- 2003-08-01 AT AT03792245T patent/ATE401700T1/de not_active IP Right Cessation
- 2003-08-01 AU AU2003260358A patent/AU2003260358A1/en not_active Abandoned
- 2003-08-01 JP JP2004530071A patent/JP4201202B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| ATE401700T1 (de) | 2008-08-15 |
| EP1537666A2 (en) | 2005-06-08 |
| JP4201202B2 (ja) | 2008-12-24 |
| AU2003260358A1 (en) | 2004-03-11 |
| EP1537666B1 (en) | 2008-07-16 |
| JP2005536161A (ja) | 2005-11-24 |
| US6859084B2 (en) | 2005-02-22 |
| US20040032289A1 (en) | 2004-02-19 |
| WO2004019495A3 (en) | 2004-10-14 |
| WO2004019495A2 (en) | 2004-03-04 |
| AU2003260358A8 (en) | 2004-03-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60322231D1 (de) | Rekonfigurierbare logikanordnung mit schaltungen zur modulation der betriebsspannung von mos transistoren | |
| TW200613731A (en) | Flow modulation devices | |
| JP2010503164A5 (enExample) | ||
| DE60331276D1 (de) | Integrierter Leistungs-Schaltkreis mit verteiltem Gattertreiber | |
| BR0111865A (pt) | Regulador antagÈnico de duplo acionamento | |
| CN104798306B (zh) | 用于操控场效应晶体管的装置 | |
| ATE354932T1 (de) | Ansteuerung für einen halbbrücken-wechselrichter | |
| ATE463819T1 (de) | Pixeladressierungsschaltung und verfahren zur steuerung solcher schaltung | |
| KR970067329A (ko) | 전원 전환 회로 | |
| TW200605004A (en) | Organic EL drive circuit and organic EL display device using the same organic EL drive circuit | |
| KR920008765A (ko) | 반도체 집적회로 | |
| TWI257108B (en) | Source drive circuit, latch-able voltage level shifter and high-voltage flip-flop | |
| TWI397044B (zh) | 背光模組控制系統及其控制方法 | |
| TW201318472A (zh) | 用於發光元件之驅動電路 | |
| TW200618275A (en) | High voltage tolerant I/O circuit using native NMOS transistor for improved performance | |
| US4542379A (en) | Circuit for driving a display device | |
| WO2007077433A3 (en) | Power supply | |
| KR100682991B1 (ko) | 전원 공급 방법 및 이를 수행하기 위한 장치 | |
| DE60216439D1 (de) | REDUZIERUNG DER VORSPANNUNG BEI Räumlichen LICHTMODULATOREN | |
| TW200519818A (en) | Level shifter | |
| ATE473535T1 (de) | Schaltungsanordnung zur erzeugung von gleichspannungen | |
| KR100373340B1 (ko) | 박막트랜지스터-엘시디의 소오스 드라이버 | |
| JP4003575B2 (ja) | D級増幅器 | |
| US11589437B2 (en) | Pulse width modulator control circuit for generating a dimmer control voltage signal | |
| TW200718013A (en) | Level shift circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8327 | Change in the person/name/address of the patent owner |
Owner name: PANASONIC CORP., KADOMA, OSAKA, JP |
|
| 8364 | No opposition during term of opposition |