JP2002305437A5 - - Google Patents

Download PDF

Info

Publication number
JP2002305437A5
JP2002305437A5 JP2002022435A JP2002022435A JP2002305437A5 JP 2002305437 A5 JP2002305437 A5 JP 2002305437A5 JP 2002022435 A JP2002022435 A JP 2002022435A JP 2002022435 A JP2002022435 A JP 2002022435A JP 2002305437 A5 JP2002305437 A5 JP 2002305437A5
Authority
JP
Japan
Prior art keywords
address
instruction
synchronous dram
signal
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002022435A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002305437A (ja
JP4313537B2 (ja
Filing date
Publication date
Application filed filed Critical
Publication of JP2002305437A publication Critical patent/JP2002305437A/ja
Publication of JP2002305437A5 publication Critical patent/JP2002305437A5/ja
Application granted granted Critical
Publication of JP4313537B2 publication Critical patent/JP4313537B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002022435A 2001-02-02 2002-01-30 低振幅電荷再利用型低電力ｃｍｏｓ回路装置、加算器回路及び加算器モジュール Expired - Fee Related JP4313537B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US26598901P 2001-02-02 2001-02-02
US60/265989 2001-02-02

Publications (3)

Publication Number Publication Date
JP2002305437A JP2002305437A (ja) 2002-10-18
JP2002305437A5 true JP2002305437A5 (enExample) 2005-08-04
JP4313537B2 JP4313537B2 (ja) 2009-08-12

Family

ID=23012704

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002022435A Expired - Fee Related JP4313537B2 (ja) 2001-02-02 2002-01-30 低振幅電荷再利用型低電力ｃｍｏｓ回路装置、加算器回路及び加算器モジュール

Country Status (2)

Country Link
US (1) US6803793B2 (enExample)
JP (1) JP4313537B2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2868181B1 (fr) * 2004-03-29 2006-05-26 Soisic Sa Procede de simulation d'un circuit a l'etat stationnaire
DE102005001484A1 (de) * 2005-01-12 2006-03-23 Infineon Technologies Ag Schaltungsanordnung zur Verarbeitung eines Dual-Rail-Signals
FR2880217A1 (fr) * 2004-11-03 2006-06-30 Infineon Technologies Ag Montage a mode de securite et a mode d'economie d'energie.
JP2006157321A (ja) * 2004-11-29 2006-06-15 Fujitsu Ltd 差動クロック伝送装置、差動クロック送信装置、差動クロック受信装置、差動クロック伝送方法
DE102005008367B3 (de) * 2005-02-23 2006-10-19 Infineon Technologies Ag XOR-Schaltung
US20070008004A1 (en) * 2005-07-11 2007-01-11 Vikram Santurkar Apparatus and methods for low-power routing circuitry in programmable logic devices
KR100744640B1 (ko) 2005-11-02 2007-08-01 주식회사 하이닉스반도체 클럭 드라이버
JP4984759B2 (ja) * 2006-09-05 2012-07-25 富士通セミコンダクター株式会社 半導体記憶装置
US7580304B2 (en) * 2007-06-15 2009-08-25 United Memories, Inc. Multiple bus charge sharing
US7649406B2 (en) * 2007-09-13 2010-01-19 United Memories, Inc. Short-circuit charge-sharing technique for integrated circuit devices
US8022729B2 (en) 2008-04-11 2011-09-20 Micron Technology, Inc. Signal driver circuit having adjustable output voltage for a high logic level output signal
US7714617B2 (en) * 2008-09-11 2010-05-11 Micron Technology, Inc. Signal driver circuit having an adjustable output voltage
US8482314B2 (en) * 2011-11-08 2013-07-09 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for improved multiplexing using tri-state inverter
KR101844848B1 (ko) * 2016-08-31 2018-04-03 (주)멜파스 터치 검출 방법 및 이를 이용하는 터치 검출 장치
US11068237B1 (en) 2018-07-11 2021-07-20 Rambus Inc. Dual-domain combinational logic circuitry
JP2021068930A (ja) 2019-10-17 2021-04-30 キオクシア株式会社 半導体集積回路およびコントローラ

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2573392B2 (ja) * 1990-03-30 1997-01-22 株式会社東芝 半導体記憶装置
US5206544A (en) 1991-04-08 1993-04-27 International Business Machines Corporation CMOS off-chip driver with reduced signal swing and reduced power supply disturbance
US5254883A (en) 1992-04-22 1993-10-19 Rambus, Inc. Electrical current source circuitry for a bus
KR0137105B1 (ko) * 1993-06-17 1998-04-29 모리시다 요이치 데이터 전송회로, 데이터선 구동회로, 증폭회로, 반도체 집적회로 및 반도체 기억장치
US5903169A (en) 1996-07-24 1999-05-11 Lg Semicon Co., Ltd. Charge recycling differential logic (CRDL) circuit and storage elements and devices using the same
US5859548A (en) 1996-07-24 1999-01-12 Lg Semicon Co., Ltd. Charge recycling differential logic (CRDL) circuit and devices using the same
US5907251A (en) 1996-11-22 1999-05-25 International Business Machines Corp. Low voltage swing capacitive bus driver device
US6097220A (en) 1997-06-11 2000-08-01 Intel Corporation Method and circuit for recycling charge
JP2001118388A (ja) * 1999-10-18 2001-04-27 Nec Ic Microcomput Syst Ltd バッファ回路

Similar Documents

Publication Publication Date Title
US9666255B2 (en) Access methods and circuits for memory devices having multiple banks
KR100764633B1 (ko) 메모리 제어장치, 데이터 처리시스템 및 반도체장치
JP2002305437A5 (enExample)
JP4000206B2 (ja) 半導体記憶装置
US5703831A (en) Synchronous semiconductor memory device having internal circuitry enabled only when commands are applied in normal sequence
JP5321189B2 (ja) メモリ制御装置
JP2016218721A (ja) メモリ制御回路およびメモリ制御方法
KR0142795B1 (ko) 디램 리프레쉬 회로
US20060059320A1 (en) Memory control device
US7187608B2 (en) System and method for controlling the access and refresh of a memory
JP5101123B2 (ja) 半導体メモリ装置のバースト読み出し回路及びバーストデータ出力方法
KR100719377B1 (ko) 데이터 패턴을 읽는 반도체 메모리 장치
JP2014154119A (ja) メモリ制御装置及び半導体記憶装置
US7483331B2 (en) Semiconductor memory, memory system, and operation method of memory system
JP3708801B2 (ja) 半導体記憶装置
KR20120004699A (ko) 반도체 메모리 장치 및 그 동작 방법
US7263021B2 (en) Refresh circuit for use in semiconductor memory device and operation method thereof
JPH11353874A5 (enExample)
US7103707B2 (en) Access control unit and method for use with synchronous dynamic random access memory device
JP2004206850A (ja) 半導体記憶装置
KR20090036768A (ko) 반도체 메모리 장치 및 반도체 메모리 장치의 명령 입력방법
JP2005141846A (ja) メモリ装置
JP2009176343A (ja) 半導体記憶装置
CN109461465A (zh) 使用运行时逆向工程优化dram刷新
US20070121398A1 (en) Memory controller capable of handling precharge-to-precharge restrictions