JP2001504626A - データ圧縮を備えたメモリ・テスタ - Google Patents

データ圧縮を備えたメモリ・テスタ

Info

Publication number
JP2001504626A
JP2001504626A JP52379498A JP52379498A JP2001504626A JP 2001504626 A JP2001504626 A JP 2001504626A JP 52379498 A JP52379498 A JP 52379498A JP 52379498 A JP52379498 A JP 52379498A JP 2001504626 A JP2001504626 A JP 2001504626A
Authority
JP
Japan
Prior art keywords
data
memory
display
inspection system
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP52379498A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001504626A5 (cg-RX-API-DMAC7.html
Inventor
ブラウン，ベンジャミン・ジェイ
ゲイジ，ロバート・ビー
ドナルドソン，ジョン・エフ
ジョフェ，アレクサンダー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Teradyne Inc
Original Assignee
Teradyne Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Teradyne Inc filed Critical Teradyne Inc
Publication of JP2001504626A publication Critical patent/JP2001504626A/ja
Publication of JP2001504626A5 publication Critical patent/JP2001504626A5/ja
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31935—Storing data, e.g. failure memory
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31912—Tester/user interface
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/44—Indication or identification of errors, e.g. for repair

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Tests Of Electronic Circuits (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP52379498A 1996-11-19 1997-11-18 データ圧縮を備えたメモリ・テスタ Ceased JP2001504626A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/752,414 1996-11-19
US08/752,414 US6360340B1 (en) 1996-11-19 1996-11-19 Memory tester with data compression
PCT/US1997/020997 WO1998022951A1 (en) 1996-11-19 1997-11-18 Memory tester with data compression

Publications (2)

Publication Number Publication Date
JP2001504626A true JP2001504626A (ja) 2001-04-03
JP2001504626A5 JP2001504626A5 (cg-RX-API-DMAC7.html) 2005-07-14

Family

ID=25026221

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52379498A Ceased JP2001504626A (ja) 1996-11-19 1997-11-18 データ圧縮を備えたメモリ・テスタ

Country Status (6)

Country Link
US (1) US6360340B1 (cg-RX-API-DMAC7.html)
EP (1) EP1016089B1 (cg-RX-API-DMAC7.html)
JP (1) JP2001504626A (cg-RX-API-DMAC7.html)
KR (1) KR100516428B1 (cg-RX-API-DMAC7.html)
DE (1) DE69712113T2 (cg-RX-API-DMAC7.html)
WO (1) WO1998022951A1 (cg-RX-API-DMAC7.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010067471A1 (ja) * 2008-12-08 2010-06-17 株式会社アドバンテスト 試験装置およびデバッグ方法
US8743702B2 (en) 2008-12-08 2014-06-03 Advantest Corporation Test apparatus and test method
US10636509B2 (en) 2017-02-20 2020-04-28 Toshiba Memory Corporation Memory test apparatus

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW473728B (en) * 1999-07-22 2002-01-21 Koninkl Philips Electronics Nv A method for testing a memory array and a memory-based device so testable with a fault response signalizing mode for when finding predetermined correspondence between fault patterns signalizing one such fault pattern only in the form of a compressed resp
US6629282B1 (en) * 1999-11-05 2003-09-30 Advantest Corp. Module based flexible semiconductor test system
US6718487B1 (en) * 2000-06-27 2004-04-06 Infineon Technologies North America Corp. Method for high speed testing with low speed semiconductor test equipment
KR100723464B1 (ko) * 2000-11-29 2007-06-04 삼성전자주식회사 프레임비트를 이용하여 테스트모드의 경우의 수를확장하는 테스트모드 설정회로
US6577156B2 (en) * 2000-12-05 2003-06-10 International Business Machines Corporation Method and apparatus for initializing an integrated circuit using compressed data from a remote fusebox
US6834364B2 (en) * 2001-04-19 2004-12-21 Agilent Technologies, Inc. Algorithmically programmable memory tester with breakpoint trigger, error jamming and 'scope mode that memorizes target sequences
CA2348799A1 (fr) * 2001-05-22 2002-11-22 Marcel Blais Appareil d'essai de composants electroniques
KR100459698B1 (ko) * 2002-02-08 2004-12-04 삼성전자주식회사 병렬검사되는 개수를 증가시키는 반도체 소자의 전기적검사방법
US7139943B2 (en) * 2002-03-29 2006-11-21 Infineon Technologies Ag Method and apparatus for providing adjustable latency for test mode compression
US7392434B2 (en) * 2002-10-21 2008-06-24 Zeroplus Technology Co., Ltd. Logic analyzer data processing method
AU2002347801A1 (en) * 2002-10-21 2004-05-13 Chen, Chung-Chin Logic analyzer data processing method
EP1416641A1 (en) * 2002-10-30 2004-05-06 STMicroelectronics S.r.l. Method for compressing high repetitivity data, in particular data used in memory device testing
US7493534B2 (en) * 2003-08-29 2009-02-17 Hewlett-Packard Development Company, L.P. Memory error ranking
US7472330B2 (en) * 2003-11-26 2008-12-30 Samsung Electronics Co., Ltd. Magnetic memory which compares compressed fault maps
US7484065B2 (en) 2004-04-20 2009-01-27 Hewlett-Packard Development Company, L.P. Selective memory allocation
US20060236185A1 (en) * 2005-04-04 2006-10-19 Ronald Baker Multiple function results using single pattern and method
KR100747370B1 (ko) 2005-04-21 2007-08-07 제로플러스 테크날러지 코포레이션 엘티디 논리분석기 데이터 처리 방법
US20070266283A1 (en) * 2006-05-01 2007-11-15 Nec Laboratories America, Inc. Method and Apparatus for Testing an Integrated Circuit
US7596729B2 (en) * 2006-06-30 2009-09-29 Micron Technology, Inc. Memory device testing system and method using compressed fail data
KR20150008707A (ko) 2013-07-15 2015-01-23 삼성전자주식회사 독출 데이터를 마스킹하는 메모리 장치 및 이의 테스트 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59180898A (ja) * 1983-03-31 1984-10-15 Hitachi Ltd 不良ビット救済方法
EP0125633B1 (en) * 1983-05-11 1990-08-08 Hitachi, Ltd. Testing apparatus for redundant memory
US4876685A (en) * 1987-06-08 1989-10-24 Teradyne, Inc. Failure information processing in automatic memory tester
EP0424612A3 (en) * 1989-08-30 1992-03-11 International Business Machines Corporation Apparatus and method for real time data error capture and compression for redundancy analysis of a memory
US5173906A (en) 1990-08-31 1992-12-22 Dreibelbis Jeffrey H Built-in self test for integrated circuits
US5617531A (en) * 1993-11-02 1997-04-01 Motorola, Inc. Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor
AU1727495A (en) * 1994-01-14 1995-08-01 Houston Advanced Research Center Boundary-spline-wavelet compression for video images
JP3552175B2 (ja) * 1995-05-17 2004-08-11 株式会社アドバンテスト フェイルメモリ装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010067471A1 (ja) * 2008-12-08 2010-06-17 株式会社アドバンテスト 試験装置およびデバッグ方法
JP4536160B2 (ja) * 2008-12-08 2010-09-01 株式会社アドバンテスト 試験装置およびデバッグ方法
JPWO2010067471A1 (ja) * 2008-12-08 2012-05-17 株式会社アドバンテスト 試験装置およびデバッグ方法
TWI405987B (zh) * 2008-12-08 2013-08-21 Advantest Corp 測試裝置與除錯方法
US8743702B2 (en) 2008-12-08 2014-06-03 Advantest Corporation Test apparatus and test method
US10636509B2 (en) 2017-02-20 2020-04-28 Toshiba Memory Corporation Memory test apparatus

Also Published As

Publication number Publication date
EP1016089B1 (en) 2002-04-17
DE69712113D1 (de) 2002-05-23
WO1998022951A1 (en) 1998-05-28
EP1016089A1 (en) 2000-07-05
US6360340B1 (en) 2002-03-19
DE69712113T2 (de) 2002-11-21
KR20000053363A (ko) 2000-08-25
KR100516428B1 (ko) 2005-09-22

Similar Documents

Publication Publication Date Title
KR100516428B1 (ko) 데이터 압축에 대한 메모리 테스터
US7370251B2 (en) Method and circuit for collecting memory failure information
EP0125633B1 (en) Testing apparatus for redundant memory
US8037376B2 (en) On-chip failure analysis circuit and on-chip failure analysis method
KR20090053960A (ko) 시험 장치 및 시험 방법
JP2009527737A (ja) マルチステージ・テスト応答コンパクタ
JP2002541611A (ja) 自動テスト機器の故障捕捉装置および方法
US7603595B2 (en) Memory test circuit and method
JPH1116393A (ja) テスト回路
US7688658B2 (en) Semiconductor device in which a plurality of memory macros are mounted, and testing method thereof
JPS59192945A (ja) 配線パターン欠陥検出方法及びその装置
US20020184557A1 (en) System and method for memory segment relocation
US20090094494A1 (en) Semiconductor integrated circuit and method of testing same
CN109444570B (zh) 一种基于存储器的电子产品故障诊断模块及方法
US20080077834A1 (en) Deterministic Diagnostic Information Capture from Memory Devices with Built-in Self Test
US6499119B1 (en) Data inspection method and apparatus
JPH0785101B2 (ja) 論理信号検査方法及び検査装置
JP2000304829A (ja) 半導体検査方法
JPH0785697A (ja) 半導体記憶装置の検査方法及びその検査システム
JP2001527261A (ja) 試験シーケンス最適化手段を有するメモリ試験システムとその操作方法
JP2985748B2 (ja) 波形測定器
JPH1186593A (ja) 集積回路試験装置
JP4952160B2 (ja) 半導体試験装置
JP2007010605A (ja) 試験装置、及び試験方法
CN121958390A (zh) 用于测试待测芯片的配置文件转换方法及相关设备

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041118

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061205

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070302

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20070416

A313 Final decision of rejection without a dissenting response from the applicant

Free format text: JAPANESE INTERMEDIATE CODE: A313

Effective date: 20070718

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070828

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071226

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080228

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20080717

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100303

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100315

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100430

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100512