JP2001325800A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001325800A5 JP2001325800A5 JP2000364005A JP2000364005A JP2001325800A5 JP 2001325800 A5 JP2001325800 A5 JP 2001325800A5 JP 2000364005 A JP2000364005 A JP 2000364005A JP 2000364005 A JP2000364005 A JP 2000364005A JP 2001325800 A5 JP2001325800 A5 JP 2001325800A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- circuit
- signal
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 claims 16
- 239000004065 semiconductor Substances 0.000 claims 14
- 239000011159 matrix material Substances 0.000 claims 10
- 238000004519 manufacturing process Methods 0.000 claims 5
- 230000006870 function Effects 0.000 claims 3
- 238000006243 chemical reaction Methods 0.000 claims 2
- 230000002950 deficient Effects 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
- 238000003491 array Methods 0.000 claims 1
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000364005A JP3980827B2 (ja) | 2000-03-10 | 2000-11-30 | 半導体集積回路装置および製造方法 |
| TW090104894A TW535279B (en) | 2000-03-10 | 2001-03-02 | Semiconductor integrated circuit and its manufacturing method |
| KR1020010012207A KR20010089236A (ko) | 2000-03-10 | 2001-03-09 | 반도체 집적 회로 장치 및 제조 방법 |
| US09/803,030 US6601218B2 (en) | 2000-03-10 | 2001-03-12 | Semiconductor integrated circuit device |
| US09/822,429 US6436741B2 (en) | 2000-03-10 | 2001-04-02 | Semiconductor integrated circuit device |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000066335 | 2000-03-10 | ||
| JP2000-66335 | 2000-03-10 | ||
| JP2000364005A JP3980827B2 (ja) | 2000-03-10 | 2000-11-30 | 半導体集積回路装置および製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001325800A JP2001325800A (ja) | 2001-11-22 |
| JP2001325800A5 true JP2001325800A5 (enExample) | 2005-02-03 |
| JP3980827B2 JP3980827B2 (ja) | 2007-09-26 |
Family
ID=26587168
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000364005A Expired - Fee Related JP3980827B2 (ja) | 2000-03-10 | 2000-11-30 | 半導体集積回路装置および製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6601218B2 (enExample) |
| JP (1) | JP3980827B2 (enExample) |
| KR (1) | KR20010089236A (enExample) |
| TW (1) | TW535279B (enExample) |
Families Citing this family (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6417695B1 (en) * | 2001-03-15 | 2002-07-09 | Micron Technology, Inc. | Antifuse reroute of dies |
| JP4339534B2 (ja) * | 2001-09-05 | 2009-10-07 | 富士通マイクロエレクトロニクス株式会社 | メモリチップとロジックチップとを搭載し,メモリチップの試験を可能にした半導体装置 |
| US20030149926A1 (en) * | 2002-02-07 | 2003-08-07 | Rajan Krishna B. | Single scan chain in hierarchiacally bisted designs |
| JP3934434B2 (ja) * | 2002-02-19 | 2007-06-20 | 富士通株式会社 | 回路の試験装置 |
| JP2003303499A (ja) * | 2002-04-08 | 2003-10-24 | Mitsubishi Electric Corp | 半導体集積回路 |
| US6925406B2 (en) * | 2002-06-21 | 2005-08-02 | Teseda Corporation | Scan test viewing and analysis tool |
| US6952623B2 (en) * | 2002-07-02 | 2005-10-04 | Texas Instruments, Inc. | Permanent chip ID using FeRAM |
| JP2004047596A (ja) * | 2002-07-10 | 2004-02-12 | Renesas Technology Corp | 半導体装置の製造方法 |
| US7295028B2 (en) * | 2002-08-30 | 2007-11-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor integrated circuit and memory test method |
| US6917215B2 (en) * | 2002-08-30 | 2005-07-12 | Matsushita Electric Industrial Co., Ltd. | Semiconductor integrated circuit and memory test method |
| US7096386B2 (en) * | 2002-09-19 | 2006-08-22 | Oki Electric Industry Co., Ltd. | Semiconductor integrated circuit having functional modules each including a built-in self testing circuit |
| US7007211B1 (en) | 2002-10-04 | 2006-02-28 | Cisco Technology, Inc. | Testing self-repairing memory of a device |
| DE10259282B4 (de) * | 2002-12-18 | 2005-05-19 | Texas Instruments Deutschland Gmbh | Batteriebetriebener Verbrauchszähler mit einem Mikro-Controller und Bausteinen zur Realisierung einer Zustandsmaschine |
| JP4167497B2 (ja) * | 2003-01-17 | 2008-10-15 | 株式会社ルネサステクノロジ | 半導体集積回路及びその試験を行う試験システム |
| DE602004008234T2 (de) * | 2003-03-04 | 2008-05-08 | Koninklijke Philips Electronics N.V. | Automatisches detektieren und routen von testsignalen |
| US20040180561A1 (en) * | 2003-03-12 | 2004-09-16 | Nexcleon, Inc. | Structures for testing circuits and methods for fabricating the structures |
| US7308627B2 (en) * | 2003-04-16 | 2007-12-11 | Lsi Corporation | Self-timed reliability and yield vehicle with gated data and clock |
| US6861864B2 (en) * | 2003-04-16 | 2005-03-01 | Lsi Logic Corporation | Self-timed reliability and yield vehicle array |
| JP4308637B2 (ja) * | 2003-12-17 | 2009-08-05 | 株式会社日立製作所 | 半導体試験装置 |
| TWI369504B (en) * | 2004-07-27 | 2012-08-01 | Lsi Corp | Methods of locating a fault within an array of integrated circuits, methods of testing an array of interconnect modules, and speed fault test vehicles for locating a fault within an array of interconnect modules |
| US7284213B2 (en) * | 2005-04-08 | 2007-10-16 | Lsi Corporation | Defect analysis using a yield vehicle |
| US7370257B2 (en) * | 2005-04-08 | 2008-05-06 | Lsi Logic Corporation | Test vehicle data analysis |
| JP5032996B2 (ja) * | 2005-11-28 | 2012-09-26 | 太陽誘電株式会社 | 半導体装置 |
| US7539967B1 (en) | 2006-05-05 | 2009-05-26 | Altera Corporation | Self-configuring components on a device |
| US7526694B1 (en) | 2006-08-03 | 2009-04-28 | Xilinx, Inc. | Integrated circuit internal test circuit and method of testing therewith |
| JP2008082976A (ja) * | 2006-09-28 | 2008-04-10 | Fujitsu Ltd | Fbm生成装置、fbm生成方法 |
| DE102007028802B4 (de) * | 2007-06-22 | 2010-04-08 | Qimonda Ag | Integrierte Logikschaltung und Verfahren zum Herstellen einer integrierten Logikschaltung |
| US9110142B2 (en) * | 2011-09-30 | 2015-08-18 | Freescale Semiconductor, Inc. | Methods and apparatus for testing multiple-IC devices |
| US9998114B2 (en) * | 2013-10-31 | 2018-06-12 | Honeywell International Inc. | Matrix ferrite driver circuit |
| JP6478562B2 (ja) | 2013-11-07 | 2019-03-06 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| US9385054B2 (en) * | 2013-11-08 | 2016-07-05 | Semiconductor Energy Laboratory Co., Ltd. | Data processing device and manufacturing method thereof |
| JP6393590B2 (ja) | 2013-11-22 | 2018-09-19 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| JP6444723B2 (ja) | 2014-01-09 | 2018-12-26 | 株式会社半導体エネルギー研究所 | 装置 |
| US9379713B2 (en) | 2014-01-17 | 2016-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Data processing device and driving method thereof |
| JP2015165226A (ja) * | 2014-02-07 | 2015-09-17 | 株式会社半導体エネルギー研究所 | 装置 |
| KR102253204B1 (ko) * | 2014-02-07 | 2021-05-20 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 장치 |
| JP6545970B2 (ja) | 2014-02-07 | 2019-07-17 | 株式会社半導体エネルギー研究所 | 装置 |
| US9871511B2 (en) | 2014-07-01 | 2018-01-16 | Honeywell International Inc. | Protection switching for matrix of ferrite modules with redundant control |
| KR20170061602A (ko) * | 2015-11-26 | 2017-06-05 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 전자 기기 |
| CN106653098B (zh) * | 2017-01-04 | 2020-06-16 | 盛科网络(苏州)有限公司 | 针对逻辑和cpu均可读写存储器的测试方法 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4447881A (en) * | 1980-05-29 | 1984-05-08 | Texas Instruments Incorporated | Data processing system integrated circuit having modular memory add-on capacity |
| US5068823A (en) * | 1988-07-11 | 1991-11-26 | Star Semiconductor Corporation | Programmable integrated circuit using topological and parametric data to selectively connect and configure different high level functional blocks thereof |
| US5378934A (en) | 1990-09-12 | 1995-01-03 | Hitachi, Ltd. | Circuit having a master-and-slave and a by-pass |
| JP2922060B2 (ja) | 1992-07-27 | 1999-07-19 | 富士通株式会社 | 半導体記憶装置 |
| US5629890A (en) * | 1994-09-14 | 1997-05-13 | Information Storage Devices, Inc. | Integrated circuit system for analog signal storing and recovery incorporating read while writing voltage program method |
| TW374951B (en) | 1997-04-30 | 1999-11-21 | Toshiba Corp | Semiconductor memory |
| JP3597706B2 (ja) * | 1997-07-25 | 2004-12-08 | 株式会社東芝 | ロジック混載メモリ |
| US6157210A (en) * | 1997-10-16 | 2000-12-05 | Altera Corporation | Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits |
| US6172899B1 (en) * | 1998-05-08 | 2001-01-09 | Micron Technology. Inc. | Static-random-access-memory cell |
| US6072737A (en) * | 1998-08-06 | 2000-06-06 | Micron Technology, Inc. | Method and apparatus for testing embedded DRAM |
| JP4147005B2 (ja) | 1999-04-14 | 2008-09-10 | 株式会社ルネサステクノロジ | 半導体集積回路およびそのテスト方法並びに製造方法 |
-
2000
- 2000-11-30 JP JP2000364005A patent/JP3980827B2/ja not_active Expired - Fee Related
-
2001
- 2001-03-02 TW TW090104894A patent/TW535279B/zh not_active IP Right Cessation
- 2001-03-09 KR KR1020010012207A patent/KR20010089236A/ko not_active Withdrawn
- 2001-03-12 US US09/803,030 patent/US6601218B2/en not_active Expired - Fee Related
- 2001-04-02 US US09/822,429 patent/US6436741B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001325800A5 (enExample) | ||
| US5185744A (en) | Semiconductor memory device with test circuit | |
| US6876228B2 (en) | Field programmable gate array | |
| US7301832B2 (en) | Compact column redundancy CAM architecture for concurrent read and write operations in multi-segment memory arrays | |
| KR920000083A (ko) | 온-칩 ecc 및 최적화된 비트 및 워드 여유도를 갖는 dram | |
| US10665316B2 (en) | Memory device | |
| JP3307473B2 (ja) | 半導体メモリの試験回路 | |
| CN112634960B (zh) | 存储器及其寻址方法 | |
| CN1901093B (zh) | 用于非易失性存储设备的冗余选择器电路 | |
| KR100334143B1 (ko) | 반도체 메모리 장치와 불량 메모리 셀 구제 방법 | |
| JP2005100542A (ja) | 半導体記憶装置とそのテスト方法 | |
| US9165686B2 (en) | Test mediation device, system for testing memory device and method for testing memory device | |
| US20040130952A1 (en) | Circuit and method for transforming data input/output format in parallel bit test | |
| US20080072121A1 (en) | Method and Apparatus For Repairing Defective Cell for Each Cell Section Word Line | |
| US10044355B2 (en) | Reconfigurable circuit with crossbar switches including non-volatile resistive switches | |
| US6809972B2 (en) | Circuit technique for column redundancy fuse latches | |
| KR20090058290A (ko) | 퓨즈 박스 및 그것을 포함하는 반도체 메모리 장치 | |
| US8325546B2 (en) | Method and system for processing a repair address in a semiconductor memory apparatus | |
| US7551498B2 (en) | Implementation of column redundancy for a flash memory with a high write parallelism | |
| JP2000163990A (ja) | 半導体記憶装置 | |
| US7139209B2 (en) | Zero-enabled fuse-set | |
| JP2007323723A (ja) | 半導体記憶装置、メモリモジュール及びメモリモジュールの検査方法 | |
| CN119274629A (zh) | 存储器 | |
| CN117716429A (zh) | 一种存储器、存储装置及电子设备 | |
| JPH10188591A5 (enExample) |