ITMI911485A1 - Circuito di precarica di bit line per la lettura di una cella di memoria eprom. - Google Patents

Circuito di precarica di bit line per la lettura di una cella di memoria eprom.

Info

Publication number
ITMI911485A1
ITMI911485A1 IT001485A ITMI911485A ITMI911485A1 IT MI911485 A1 ITMI911485 A1 IT MI911485A1 IT 001485 A IT001485 A IT 001485A IT MI911485 A ITMI911485 A IT MI911485A IT MI911485 A1 ITMI911485 A1 IT MI911485A1
Authority
IT
Italy
Prior art keywords
reading
memory cell
bit line
eprom memory
preload circuit
Prior art date
Application number
IT001485A
Other languages
English (en)
Inventor
Corrado Villa
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Priority to ITMI911485A priority Critical patent/IT1249616B/it
Publication of ITMI911485A0 publication Critical patent/ITMI911485A0/it
Priority to EP92201461A priority patent/EP0516225B1/en
Priority to DE69221940T priority patent/DE69221940T2/de
Priority to JP13821692A priority patent/JPH05266679A/ja
Publication of ITMI911485A1 publication Critical patent/ITMI911485A1/it
Application granted granted Critical
Publication of IT1249616B publication Critical patent/IT1249616B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
ITMI911485A 1991-05-30 1991-05-30 Circuito di precarica di bit line per la lettura di una cella di memoria eprom. IT1249616B (it)

Priority Applications (4)

Application Number Priority Date Filing Date Title
ITMI911485A IT1249616B (it) 1991-05-30 1991-05-30 Circuito di precarica di bit line per la lettura di una cella di memoria eprom.
EP92201461A EP0516225B1 (en) 1991-05-30 1992-05-22 Precharging circuit of bit line for reading an EPROM memory cell
DE69221940T DE69221940T2 (de) 1991-05-30 1992-05-22 Bitleitungsvorladungsschaltung zum Lesen einer EPROM-Speicherzelle
JP13821692A JPH05266679A (ja) 1991-05-30 1992-05-29 Ｅｐｒｏｍ メモリー・セルを読出すためのビット・ラインのプリチャージ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI911485A IT1249616B (it) 1991-05-30 1991-05-30 Circuito di precarica di bit line per la lettura di una cella di memoria eprom.

Publications (3)

Publication Number Publication Date
ITMI911485A0 ITMI911485A0 (it) 1991-05-30
ITMI911485A1 true ITMI911485A1 (it) 1992-11-30
IT1249616B IT1249616B (it) 1995-03-09

Family

ID=11360018

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI911485A IT1249616B (it) 1991-05-30 1991-05-30 Circuito di precarica di bit line per la lettura di una cella di memoria eprom.

Country Status (4)

Country Link
EP (1) EP0516225B1 (it)
JP (1) JPH05266679A (it)
DE (1) DE69221940T2 (it)
IT (1) IT1249616B (it)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2716758B1 (fr) * 1994-02-28 1996-05-31 Sgs Thomson Microelectronics Circuit de polarisation pour transistor dans une cellule de mémorisation.
EP0757358B1 (en) * 1995-08-04 2001-03-28 STMicroelectronics S.r.l. A circuit for reading non-volatile memories
FR2801419B1 (fr) 1999-11-18 2003-07-25 St Microelectronics Sa Procede et dispositif de lecture pour memoire en circuit integre
KR100618840B1 (ko) * 2004-06-29 2006-09-01 삼성전자주식회사 저 전원전압 플래쉬 메모리장치의 감지회로
TW201915818A (zh) * 2017-10-05 2019-04-16 香港商印芯科技股份有限公司 光學識別模組
US10255967B1 (en) * 2017-11-28 2019-04-09 Micron Technology, Inc. Power reduction technique during write bursts

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0727718B2 (ja) * 1988-02-19 1995-03-29 日本電気株式会社 センス回路
JPH0371495A (ja) * 1989-08-11 1991-03-27 Sony Corp 紫外線消去型不揮発性メモリ装置

Also Published As

Publication number Publication date
EP0516225A3 (en) 1994-05-18
DE69221940D1 (de) 1997-10-09
EP0516225B1 (en) 1997-09-03
IT1249616B (it) 1995-03-09
DE69221940T2 (de) 1998-04-30
EP0516225A2 (en) 1992-12-02
ITMI911485A0 (it) 1991-05-30
JPH05266679A (ja) 1993-10-15

Similar Documents

Publication Publication Date Title
DE69215707D1 (de) Halbleiter-Speicherzelle
DE69109495D1 (de) Einzeltransistor-eeprom-speicherzelle.
DE69121760T2 (de) Halbleiterspeicherzelle
DE3871945D1 (de) Gegen weiche fehler widerstandsfaehige datenspeicherzellen.
EP0600184A3 (en) A semiconductor memory device having a structure of pairs of word lines.
DE68902193T2 (de) Datenspeicheranordnung.
DE3583091D1 (de) Halbleiterspeicheranordnung.
KR950701125A (ko) 여분구조를 가진 집적 반도체 메모리(integrated semiconductor memory with redundancy arrangement)
DE3587592T2 (de) Halbleiterspeicheranordnung mit Leseverstärkern.
IT8621918A0 (it) Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array.
DE68923899D1 (de) Halbleiterspeicher.
DE69220465D1 (de) Halbleiteranordnung mit Speicherzelle
DE3482654D1 (de) Datenspeichergeraet.
DE3582960D1 (de) Halbleiterspeicheranordnung.
DE3586675D1 (de) Halbleiterspeicheranordnung.
DE3580454D1 (de) Halbleiterspeicheranordnung.
DE3879766T2 (de) Halbleiter Speicherzelle.
ITMI911485A1 (it) Circuito di precarica di bit line per la lettura di una cella di memoria eprom.
DE69204143D1 (de) Datenverarbeitungsanordnung mit Speicheranordnung.
FR2694120B1 (fr) Circuit de gestion de mots mémoires.
DE69124010T2 (de) Halbleiterspeicherzelle
DE3382017D1 (de) Kompakter festwertspeicher mit reduzierter zugriffzeit.
IT1228822B (it) Cella di riferimento per la lettura di dispositivi di memoria eeprom.
ITMI920120A0 (it) Disposizione di una schiera di celle ridondanti per un dispositivo di memoria a semiconduttore
DE3584594D1 (de) Halbleiterspeicheranordnung.

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970530