IT1251189B - Circuito decodificatore di righe per dispositivi di memoria non volatile. - Google Patents
Circuito decodificatore di righe per dispositivi di memoria non volatile.Info
- Publication number
- IT1251189B IT1251189B ITMI912319A ITMI912319A IT1251189B IT 1251189 B IT1251189 B IT 1251189B IT MI912319 A ITMI912319 A IT MI912319A IT MI912319 A ITMI912319 A IT MI912319A IT 1251189 B IT1251189 B IT 1251189B
- Authority
- IT
- Italy
- Prior art keywords
- volatile memory
- decoder circuit
- memory devices
- transistor
- high voltage
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
Landscapes
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
E' descritto un circuito decodificatore di riga per un dispositivo di memoria non volatile, e il circuito è previsto per cancellare, programmare e leggere i dati dalla cella costituita da un transistor di selezione e da un transistor sensore. La richiesta alta tensione è applicata a linee di parole e linee di rilevazione da una singola porzione di generazione di alta tensione e, nel cancellare dati, una bassa tensione viene applicata alla linea delle parole. Un transistor per collegare una linea di rilevazione è collegata a ciascuna riga, in modo tale che il danno suscettibile di verificarsi allo strato di ossido di porta sarà ridotto, migliorando così la durata prevista della piastrina, e riducendo l'area della piastrina stessa.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900021060A KR940005695B1 (ko) | 1990-12-19 | 1990-12-19 | 불휘발성 기억소자의 로우 디코더 회로 |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI912319A0 ITMI912319A0 (it) | 1991-08-29 |
ITMI912319A1 ITMI912319A1 (it) | 1992-06-20 |
IT1251189B true IT1251189B (it) | 1995-05-04 |
Family
ID=19307876
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ITMI912319A IT1251189B (it) | 1990-12-19 | 1991-08-29 | Circuito decodificatore di righe per dispositivi di memoria non volatile. |
Country Status (7)
Country | Link |
---|---|
US (1) | US5265062A (it) |
JP (1) | JPH0752593B2 (it) |
KR (1) | KR940005695B1 (it) |
DE (1) | DE4131261C2 (it) |
FR (1) | FR2670942B1 (it) |
GB (1) | GB2251104B (it) |
IT (1) | IT1251189B (it) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2822791B2 (ja) * | 1992-06-30 | 1998-11-11 | 日本電気株式会社 | 半導体装置 |
FR2826496A1 (fr) * | 2001-06-25 | 2002-12-27 | St Microelectronics Sa | Memoire eeprom protegee contre les effets d'un claquage de transistor d'acces |
KR100481857B1 (ko) | 2002-08-14 | 2005-04-11 | 삼성전자주식회사 | 레이아웃 면적을 줄이고 뱅크 마다 독립적인 동작을수행할 수 있는 디코더를 갖는 플레쉬 메모리 장치 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4266283A (en) * | 1979-02-16 | 1981-05-05 | Intel Corporation | Electrically alterable read-mostly memory |
EP0085260B1 (en) * | 1981-12-29 | 1989-08-02 | Fujitsu Limited | Nonvolatile semiconductor memory circuit |
JPS59124095A (ja) * | 1982-12-29 | 1984-07-18 | Fujitsu Ltd | 半導体記憶装置 |
JPS6074577A (ja) * | 1983-09-30 | 1985-04-26 | Toshiba Corp | 不揮発性半導体メモリ装置 |
JPH077599B2 (ja) * | 1984-05-25 | 1995-01-30 | 株式会社日立製作所 | 半導体集積回路装置 |
DE3583669D1 (de) * | 1984-12-25 | 1991-09-05 | Toshiba Kawasaki Kk | Nichtfluechtige halbleiterspeicheranordnung. |
JPH0772996B2 (ja) * | 1987-01-31 | 1995-08-02 | 株式会社東芝 | 不揮発性半導体メモリ |
JPS6457438A (en) * | 1987-08-28 | 1989-03-03 | Mitsubishi Electric Corp | Recording medium |
JP2645417B2 (ja) * | 1987-09-19 | 1997-08-25 | 富士通株式会社 | 不揮発性メモリ装置 |
FR2622038B1 (fr) * | 1987-10-19 | 1990-01-19 | Thomson Semiconducteurs | Procede de programmation des cellules memoire d'une memoire et circuit pour la mise en oeuvre de ce procede |
JPH021972A (ja) * | 1988-06-10 | 1990-01-08 | Mitsubishi Electric Corp | 不揮発生半導体記憶装置 |
US5088060A (en) * | 1989-03-08 | 1992-02-11 | Kabushiki Kaisha Toshiba | Electrically erasable programmable read-only memory with NAND memory cell structure |
US5075890A (en) * | 1989-05-02 | 1991-12-24 | Kabushiki Kaisha Toshiba | Electrically erasable programmable read-only memory with nand cell |
JPH07114077B2 (ja) * | 1989-06-01 | 1995-12-06 | 三菱電機株式会社 | 不揮発性半導体記憶装置 |
-
1990
- 1990-12-19 KR KR1019900021060A patent/KR940005695B1/ko not_active IP Right Cessation
-
1991
- 1991-08-29 IT ITMI912319A patent/IT1251189B/it active IP Right Grant
- 1991-08-30 GB GB9118665A patent/GB2251104B/en not_active Expired - Fee Related
- 1991-08-30 FR FR9110797A patent/FR2670942B1/fr not_active Expired - Fee Related
- 1991-09-03 US US07/754,967 patent/US5265062A/en not_active Expired - Lifetime
- 1991-09-17 DE DE4131261A patent/DE4131261C2/de not_active Expired - Fee Related
- 1991-09-27 JP JP24909691A patent/JPH0752593B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
FR2670942A1 (fr) | 1992-06-26 |
ITMI912319A0 (it) | 1991-08-29 |
JPH0752593B2 (ja) | 1995-06-05 |
GB2251104A (en) | 1992-06-24 |
GB2251104B (en) | 1995-05-17 |
DE4131261A1 (de) | 1992-07-02 |
FR2670942B1 (fr) | 1994-03-11 |
ITMI912319A1 (it) | 1992-06-20 |
US5265062A (en) | 1993-11-23 |
KR920013467A (ko) | 1992-07-29 |
JPH04259996A (ja) | 1992-09-16 |
DE4131261C2 (de) | 1996-01-11 |
GB9118665D0 (en) | 1991-10-16 |
KR940005695B1 (ko) | 1994-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5732092A (en) | Method of refreshing flash memory data in flash disk card | |
US5862099A (en) | Non-volatile programmable memory having a buffering capability and method of operation thereof | |
IT1248598B (it) | Dispositivo a semiconduttore di memoria non volatile | |
JPS648593A (en) | Semiconductor storage device | |
KR870009396A (ko) | 불휘발성 반도체 기억장치 | |
IT1250087B (it) | Dispositivo di memoria a semiconduttori in grado di eseguire operazioni di rinfresco non periodiche. | |
JPH0935488A (ja) | 不揮発性記憶装置 | |
US5847990A (en) | Ram cell capable of storing 3 logic states | |
IT1251189B (it) | Circuito decodificatore di righe per dispositivi di memoria non volatile. | |
CN110189780A (zh) | 一种隧穿场效应晶体管静态随机存储器单元的电路结构 | |
US4339766A (en) | Dummy columns for reducing pattern sensitivity in MOS/LSI dynamic RAM | |
Mundy et al. | Low-cost associative memory | |
KR920017118A (ko) | 불휘발성 반도체 기억장치 | |
CN109935260A (zh) | 一种利用多次复用策略的平均7t1r单元电路 | |
Miyawaki et al. | A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories | |
JPH07120716B2 (ja) | 半導体記憶装置 | |
JPH0294198A (ja) | 不揮発性半導体メモリ装置 | |
JPS6074578A (ja) | 不揮発性半導体メモリ装置 | |
Cuppens et al. | An EEPROM for microprocessors and custom logic | |
CN112002357A (zh) | 用于操作半导体器件的方法及半导体器件 | |
JPS6029120Y2 (ja) | 記憶装置 | |
CN215418181U (zh) | 一种反熔丝可编程单元及其阵列 | |
JPS6032981B2 (ja) | 2進記憶装置 | |
EP0228266A3 (en) | Semiconductor memory device | |
Vancu et al. | A 35 ns 256 k CMOS EEPROM with Error Correcting Circuitry |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970826 |