IT1197359B - Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array - Google Patents

Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array

Info

Publication number
IT1197359B
IT1197359B IT21918/86A IT2191886A IT1197359B IT 1197359 B IT1197359 B IT 1197359B IT 21918/86 A IT21918/86 A IT 21918/86A IT 2191886 A IT2191886 A IT 2191886A IT 1197359 B IT1197359 B IT 1197359B
Authority
IT
Italy
Prior art keywords
gate array
dynamic memory
array type
type semiconductors
review circuit
Prior art date
Application number
IT21918/86A
Other languages
English (en)
Other versions
IT8621918A0 (it
Inventor
Nataraj Bhadriraju
Original Assignee
Gte Communication Syst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gte Communication Syst filed Critical Gte Communication Syst
Publication of IT8621918A0 publication Critical patent/IT8621918A0/it
Application granted granted Critical
Publication of IT1197359B publication Critical patent/IT1197359B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Exchange Systems With Centralized Control (AREA)
IT21918/86A 1985-10-18 1986-10-07 Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array IT1197359B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/789,214 US4754425A (en) 1985-10-18 1985-10-18 Dynamic random access memory refresh circuit selectively adapted to different clock frequencies

Publications (2)

Publication Number Publication Date
IT8621918A0 IT8621918A0 (it) 1986-10-07
IT1197359B true IT1197359B (it) 1988-11-30

Family

ID=25146933

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21918/86A IT1197359B (it) 1985-10-18 1986-10-07 Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array

Country Status (4)

Country Link
US (1) US4754425A (it)
BE (1) BE905611A (it)
CA (1) CA1279730C (it)
IT (1) IT1197359B (it)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918645A (en) * 1987-09-17 1990-04-17 Wang Laboratories, Inc. Computer bus having page mode memory access
JPH01124195A (ja) * 1987-11-09 1989-05-17 Sharp Corp セルフリフレッシュ方式
US4887240A (en) * 1987-12-15 1989-12-12 National Semiconductor Corporation Staggered refresh for dram array
GB8801472D0 (en) * 1988-01-22 1988-02-24 Int Computers Ltd Dynamic random-access memory
JPH0276056A (ja) * 1988-09-13 1990-03-15 Toshiba Corp 情報処理装置
KR0141495B1 (ko) * 1988-11-01 1998-07-15 미다 가쓰시게 반도체 기억장치 및 그 결함구제방법
US6212089B1 (en) 1996-03-19 2001-04-03 Hitachi, Ltd. Semiconductor memory device and defect remedying method thereof
US5142637A (en) * 1988-11-29 1992-08-25 Solbourne Computer, Inc. Dynamic video RAM incorporating single clock random port control
USRE35680E (en) * 1988-11-29 1997-12-02 Matsushita Electric Industrial Co., Ltd. Dynamic video RAM incorporating on chip vector/image mode line modification
JPH02260195A (ja) * 1989-03-30 1990-10-22 Mitsubishi Electric Corp リフレッシュコントロール回路
JPH0390942A (ja) * 1989-09-01 1991-04-16 Oki Electric Ind Co Ltd 主記憶装置の制御方式
JPH04141886A (ja) * 1990-10-01 1992-05-15 Nec Corp マイクロコンピュータ
US5077693A (en) * 1990-08-06 1991-12-31 Motorola, Inc. Dynamic random access memory
JP3018498B2 (ja) * 1990-11-30 2000-03-13 日本電気株式会社 半導体記憶装置
US5325515A (en) * 1991-05-14 1994-06-28 Nec Electronics, Inc. Single-component memory controller utilizing asynchronous state machines
US5598374A (en) * 1995-07-14 1997-01-28 Cirrus Logic, Inc. Pipeland address memories, and systems and methods using the same
KR100372245B1 (ko) * 1995-08-24 2004-02-25 삼성전자주식회사 워드라인순차제어반도체메모리장치
CN105684089A (zh) 2013-08-28 2016-06-15 慧与发展有限责任合伙企业 刷新速率调整

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3729722A (en) * 1971-09-17 1973-04-24 Gte Automatic Electric Lab Inc Dynamic mode integrated circuit memory with self-initiating refresh means
US3760379A (en) * 1971-12-29 1973-09-18 Honeywell Inf Systems Apparatus and method for memory refreshment control
JPS5255337A (en) * 1975-10-31 1977-05-06 Hitachi Ltd Refresh control system
US4332008A (en) * 1976-03-09 1982-05-25 Zilog, Inc. Microprocessor apparatus and method
US4249247A (en) * 1979-01-08 1981-02-03 Ncr Corporation Refresh system for dynamic RAM memory
JPS58192148A (ja) * 1982-05-07 1983-11-09 Hitachi Ltd 演算処理装置
US4575826A (en) * 1984-02-27 1986-03-11 International Business Machines Corp. Refresh generator system for a dynamic memory

Also Published As

Publication number Publication date
US4754425A (en) 1988-06-28
BE905611A (fr) 1987-02-16
IT8621918A0 (it) 1986-10-07
CA1279730C (en) 1991-01-29

Similar Documents

Publication Publication Date Title
IT1197359B (it) Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array
KR860009491A (ko) 반도체 메모리 장치
KR860006106A (ko) 반도체 메모리
IT1151252B (it) Dispositivo di memoria a semiconduttori
KR870001664A (ko) 반도체 기억 장치
KR860005441A (ko) 반도체기억장치
DE3689004T2 (de) Halbleiterspeicherzelle.
IT1201834B (it) Dispositivo di memoria non volatile a semiconduttore
KR860005375A (ko) 개량된 기입확인 동작 반도체 메모리장치
KR860004478A (ko) 반도체 메모리 장치
KR860003606A (ko) 반도체 메모리 장치
DE3588186D1 (de) Halbleiterspeicher mit Serienzugriff
DE3680562D1 (de) Halbleiterspeicheranordnung.
IT1205314B (it) Circuito di memoria ad accesso casuale a sovrapposizione utilizzante semiconduttori del tipo a gate array
KR860007747A (ko) 다이내믹형 반도체기억장치
DE3686144T2 (de) Nichtfluechtiger halbleiterspeicher.
IT1168281B (it) Dispositivo di memoria a semiconduttori
KR850008756A (ko) 반도체 메모리 장치
KR860007744A (ko) 반도체 메모리장치
DE3687284T2 (de) Halbleiterspeicheranordnung.
DE3682346D1 (de) Halbleiterspeicheranordnung.
KR880700428A (ko) 부스트된 워드 라인을 갖는 반도체 메모리
DE3685889T2 (de) Halbleiterspeicheranordnung.
DE3680822D1 (de) Dekodierschaltung fuer eine halbleiterspeicheranordnung.
IT1170111B (it) Memoria a semiconduttori comprendente un circuito di scarica di tipo dinamico