ES8501902A1 - Una instalacion para procesar las interrupciones de comprobacion de maquina - Google Patents
Una instalacion para procesar las interrupciones de comprobacion de maquinaInfo
- Publication number
- ES8501902A1 ES8501902A1 ES528305A ES528305A ES8501902A1 ES 8501902 A1 ES8501902 A1 ES 8501902A1 ES 528305 A ES528305 A ES 528305A ES 528305 A ES528305 A ES 528305A ES 8501902 A1 ES8501902 A1 ES 8501902A1
- Authority
- ES
- Spain
- Prior art keywords
- machine check
- machine
- generates
- processing machine
- mcu2
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Hardware Redundancy (AREA)
- Computer And Data Communications (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57228855A JPS59116858A (ja) | 1982-12-23 | 1982-12-23 | マシンチエツク割込み処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| ES528305A0 ES528305A0 (es) | 1984-12-01 |
| ES8501902A1 true ES8501902A1 (es) | 1984-12-01 |
Family
ID=16882929
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES528305A Expired ES8501902A1 (es) | 1982-12-23 | 1983-12-22 | Una instalacion para procesar las interrupciones de comprobacion de maquina |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US4587654A (cg-RX-API-DMAC7.html) |
| EP (1) | EP0112672B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JPS59116858A (cg-RX-API-DMAC7.html) |
| KR (1) | KR890001796B1 (cg-RX-API-DMAC7.html) |
| AU (1) | AU544915B2 (cg-RX-API-DMAC7.html) |
| BR (1) | BR8307085A (cg-RX-API-DMAC7.html) |
| CA (1) | CA1204876A (cg-RX-API-DMAC7.html) |
| DE (1) | DE3380369D1 (cg-RX-API-DMAC7.html) |
| ES (1) | ES8501902A1 (cg-RX-API-DMAC7.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4916697A (en) * | 1988-06-24 | 1990-04-10 | International Business Machines Corporation | Apparatus for partitioned clock stopping in response to classified processor errors |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3229251A (en) * | 1962-03-26 | 1966-01-11 | Ibm | Computer error stop system |
| US3555517A (en) * | 1968-10-30 | 1971-01-12 | Ibm | Early error detection system for data processing machine |
| US3707714A (en) * | 1971-01-08 | 1972-12-26 | Honeywell Inc | Multiple error detector |
| JPS5519000B2 (cg-RX-API-DMAC7.html) * | 1973-07-11 | 1980-05-22 | ||
| JPS50117336A (cg-RX-API-DMAC7.html) * | 1973-11-30 | 1975-09-13 | ||
| IT1046598B (it) * | 1974-05-16 | 1980-07-31 | Honeywell Inf Systems | Interfaccia di connessione di apparecchiature periferiche a un calcolatore provvista di meccanismi di segnalazione e di distinzione tradiversi tipi di errore |
| JPS51146143A (en) * | 1975-06-11 | 1976-12-15 | Hitachi Ltd | Wedging process mode when logic device generates error action |
| US4044337A (en) * | 1975-12-23 | 1977-08-23 | International Business Machines Corporation | Instruction retry mechanism for a data processing system |
| JPS6032217B2 (ja) * | 1979-04-02 | 1985-07-26 | 日産自動車株式会社 | 制御用コンピュ−タのフェィルセ−フ装置 |
| DE3036926C2 (de) * | 1980-09-30 | 1984-07-26 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und Anordnung zur Steuerung des Arbeitsablaufes in Datenverarbeitungsanlagen mit Mikroprogrammsteuerung |
| JPS57159353A (en) * | 1981-03-28 | 1982-10-01 | Fujitsu Ltd | Failure processing system |
-
1982
- 1982-12-23 JP JP57228855A patent/JPS59116858A/ja active Granted
-
1983
- 1983-11-17 CA CA000441404A patent/CA1204876A/en not_active Expired
- 1983-11-17 AU AU21466/83A patent/AU544915B2/en not_active Ceased
- 1983-11-23 US US06/554,730 patent/US4587654A/en not_active Expired - Fee Related
- 1983-12-05 KR KR1019830005757A patent/KR890001796B1/ko not_active Expired
- 1983-12-08 EP EP83307470A patent/EP0112672B1/en not_active Expired
- 1983-12-08 DE DE8383307470T patent/DE3380369D1/de not_active Expired
- 1983-12-22 BR BR8307085A patent/BR8307085A/pt not_active IP Right Cessation
- 1983-12-22 ES ES528305A patent/ES8501902A1/es not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| US4587654A (en) | 1986-05-06 |
| EP0112672B1 (en) | 1989-08-09 |
| AU544915B2 (en) | 1985-06-20 |
| AU2146683A (en) | 1984-06-28 |
| BR8307085A (pt) | 1984-07-31 |
| ES528305A0 (es) | 1984-12-01 |
| KR890001796B1 (ko) | 1989-05-22 |
| CA1204876A (en) | 1986-05-20 |
| KR840007188A (ko) | 1984-12-05 |
| EP0112672A2 (en) | 1984-07-04 |
| EP0112672A3 (en) | 1987-05-13 |
| DE3380369D1 (en) | 1989-09-14 |
| JPS59116858A (ja) | 1984-07-05 |
| JPS6322339B2 (cg-RX-API-DMAC7.html) | 1988-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS55138149A (en) | Multiprocessor fault detection system | |
| ES8501902A1 (es) | Una instalacion para procesar las interrupciones de comprobacion de maquina | |
| EP0445799A3 (en) | Fault recovery processing for supercomputer | |
| KR940006014A (ko) | 비교기를 갖는 타이머 회로 | |
| ES8502560A1 (es) | Mejoras introducidas en un control de maquina por procesadores multiples | |
| JPS6412348A (en) | Buffer control system | |
| JPS5316548A (en) | Control unit | |
| JPS5676858A (en) | Fault relieving system for watchdog timer | |
| JPS5792498A (en) | Error detecting circuit of read-only memory system | |
| JPS5641598A (en) | Malfunction detecting circuit | |
| JPS5621250A (en) | Instruction retrial system | |
| JPS5757346A (en) | Checking system of error correcting circuit | |
| JPS57758A (en) | Computer | |
| KR910005128A (ko) | 중앙처리장치의 오동작 방지회로 및 방법 | |
| JPS5720828A (en) | Computer system | |
| JPS5442952A (en) | Control device for power source fault in information process system | |
| JPS6438834A (en) | Information processor | |
| JPS5353932A (en) | Fault detection system for memory address line | |
| JPS573156A (en) | Central processing device | |
| JPS538534A (en) | Checking system for coincidence detection circuit | |
| JPS5340A (en) | Fault processing system for data processing unit | |
| JPS5483727A (en) | Memory fault restoration system | |
| JPS54118751A (en) | Double-system computer system | |
| JPS5759259A (en) | Diagnosing system of computer | |
| JPS57191763A (en) | Dynamic overlay detecting device for program |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FD1A | Patent lapsed |
Effective date: 19971001 |