ES479374A1 - Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos. - Google Patents

Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos.

Info

Publication number
ES479374A1
ES479374A1 ES479374A ES479374A ES479374A1 ES 479374 A1 ES479374 A1 ES 479374A1 ES 479374 A ES479374 A ES 479374A ES 479374 A ES479374 A ES 479374A ES 479374 A1 ES479374 A1 ES 479374A1
Authority
ES
Spain
Prior art keywords
control unit
processors
responses
processor
data processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES479374A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES479374A1 publication Critical patent/ES479374A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Abstract

Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos, con por lo menos dos ordenadores de diferentes velocidades de tratamiento de datos, que trabajan ambos en la secuencia de jerarquía como dispositivo principales, con por lo menos dos canales por ordenador, con numerosos dispositivos de entrada/salida y con por lo menos una unidad de control de varios dispositivos que trabaja como dispositivo secundario o subordinado y que es utilizada conjuntamente, la cual puede ser bloqueada temporalmente en sus terminaciones de trabajo internas por un impedimento recíproco por parte de los ordenadores de la misma jerarquía, pero que trabajan a diferentes velocidades.
ES479374A 1978-04-10 1979-04-06 Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos. Expired ES479374A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/894,738 US4191997A (en) 1978-04-10 1978-04-10 Circuits and methods for multiple control in data processing systems

Publications (1)

Publication Number Publication Date
ES479374A1 true ES479374A1 (es) 1979-07-16

Family

ID=25403472

Family Applications (1)

Application Number Title Priority Date Filing Date
ES479374A Expired ES479374A1 (es) 1978-04-10 1979-04-06 Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos.

Country Status (12)

Country Link
US (1) US4191997A (es)
JP (1) JPS581452B2 (es)
AU (1) AU518849B2 (es)
BR (1) BR7902170A (es)
CA (1) CA1102425A (es)
DE (1) DE2911677C3 (es)
ES (1) ES479374A1 (es)
FR (1) FR2423002B1 (es)
GB (1) GB2018478B (es)
IT (1) IT1166704B (es)
NL (1) NL7902668A (es)
SE (1) SE435555B (es)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4390943A (en) * 1979-12-26 1983-06-28 Honeywell Information Systems Inc. Interface apparatus for data transfer through an input/output multiplexer from plural CPU subsystems to peripheral subsystems
US4413317A (en) * 1980-11-14 1983-11-01 Sperry Corporation Multiprocessor system with cache/disk subsystem with status routing for plural disk drives
US4400773A (en) * 1980-12-31 1983-08-23 International Business Machines Corp. Independent handling of I/O interrupt requests and associated status information transfers
US4525806A (en) * 1981-03-26 1985-06-25 International Business Machines Corporation Printer sharing by plurality of display units in word processing system
US4445197A (en) * 1981-10-27 1984-04-24 International Business Machines Corporation Weak synchronization and scheduling among concurrent asynchronous processors
US4580232A (en) * 1982-09-21 1986-04-01 Xerox Corporation Single point microprocessor reset
JPS60215370A (ja) * 1984-04-11 1985-10-28 伊藤超短波株式会社 電位治療器
JPS60225577A (ja) * 1984-04-25 1985-11-09 伊藤超短波株式会社 電位治療器
JPH0670787B2 (ja) * 1984-06-29 1994-09-07 富士通株式会社 処理装置間指令転送制御システム
US5062076A (en) * 1985-07-12 1991-10-29 Wang Laboratories, Inc. Cascadable, high-bandwidth, multi-channel image transfer controller
US5701512A (en) * 1986-03-11 1997-12-23 Canon Kabushiki Kaisha Data transmission control apparatus for system with input/output units used in common by several CPU's
JPS62256154A (ja) * 1986-04-30 1987-11-07 Fujitsu Ltd チヤネル・パス制御方式
JPH0752420B2 (ja) * 1986-09-10 1995-06-05 株式会社日立製作所 入出力装置アドレス方式
US4812968A (en) * 1986-11-12 1989-03-14 International Business Machines Corp. Method for controlling processor access to input/output devices
US5140680A (en) * 1988-04-13 1992-08-18 Rockwell International Corporation Method and apparatus for self-timed digital data transfer and bus arbitration
JPH02100755A (ja) * 1988-10-08 1990-04-12 Nec Corp 情報処理装置
US5253347A (en) * 1988-11-18 1993-10-12 Bull Hn Information Systems Italia S.P.A. Centralized arbitration system using the status of target resources to selectively mask requests from master units
EP0375909B1 (en) * 1988-12-30 1995-08-30 International Business Machines Corporation Multiple I/O channel
US5303351A (en) * 1988-12-30 1994-04-12 International Business Machines Corporation Error recovery in a multiple 170 channel computer system
US5367695A (en) * 1991-09-27 1994-11-22 Sun Microsystems, Inc. Bus-to-bus interface for preventing data incoherence in a multiple processor computer system
JP3474646B2 (ja) * 1994-09-01 2003-12-08 富士通株式会社 入出力制御装置及び入出力制御方法
CA2154509A1 (en) * 1994-10-03 1996-04-04 Paul Peixoto Carreiro Method and apparatus for automatic frame transmission on a channel to controller interface in a data processing system
US5784624A (en) * 1996-01-31 1998-07-21 Dallas Semiconductor Corp Multiple asynchronous event arbitrator
JP4847036B2 (ja) * 2005-03-30 2011-12-28 キヤノン株式会社 バスアクセスを調停する制御装置およびデータ処理装置の制御方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3336582A (en) * 1964-09-01 1967-08-15 Ibm Interlocked communication system
FR2186155A5 (es) * 1972-05-01 1974-01-04 Ibm
US3840859A (en) * 1972-07-03 1974-10-08 Burroughs Corp Method and apparatus for regulating input/output traffic of a data processing system
US3828326A (en) * 1973-04-18 1974-08-06 Ibm Adapter for interfacing a programmable controller to a data processor channel
JPS5152250A (ja) * 1974-11-01 1976-05-08 Hitachi Ltd Basukanketsugosochi
JPS551607B2 (es) * 1975-03-22 1980-01-16
US4079448A (en) * 1975-04-07 1978-03-14 Compagnie Honeywell Bull Apparatus for synchronizing tasks on peripheral devices

Also Published As

Publication number Publication date
DE2911677C3 (de) 1981-08-06
SE435555B (sv) 1984-10-01
FR2423002B1 (fr) 1985-11-29
NL7902668A (nl) 1979-10-12
BR7902170A (pt) 1979-12-04
IT7921035A0 (it) 1979-03-16
CA1102425A (en) 1981-06-02
GB2018478B (en) 1982-03-10
FR2423002A1 (fr) 1979-11-09
JPS54134939A (en) 1979-10-19
SE7903133L (sv) 1979-10-11
IT1166704B (it) 1987-05-06
AU518849B2 (en) 1981-10-22
US4191997A (en) 1980-03-04
DE2911677B2 (de) 1980-12-18
JPS581452B2 (ja) 1983-01-11
GB2018478A (en) 1979-10-17
DE2911677A1 (de) 1979-10-11
AU4563979A (en) 1979-10-18

Similar Documents

Publication Publication Date Title
ES479374A1 (es) Circuito de bloqueo-vigilancia en sistemas de tratamiento de datos.
US3886524A (en) Asynchronous communication bus
KR920006858A (ko) 직접 메모리 억세스 테이타 전송중의 버스 중재 최적화 방법 및 장치
US4117459A (en) Time-out interface means
GB1373828A (en) Data processing systems
JPS5454540A (en) Data buscontrol system
SE7701959L (sv) In- och utmatningsanordning for en dator
JPS6425249A (en) Data processor
KR910008586A (ko) 복수의 입출력 장치로부터의 인터럽트 요구에 대하여 우선권을 판정하여 인터럽트 벡터를 생성하는 인터럽트 콘트롤러를 구비한 프로그래머블 콘트롤러(programmable controller)
GB1170587A (en) Data Processing System
ATE8444T1 (de) Verfahren und schaltungsanordnung zum uebertragen von binaeren signalen zwischen anschlussgeraeten.
JPS5483726A (en) Memory access processing system of data processing system
KR840003854A (ko) 상호 변경 가능 인터페이스 회로장치
JPS573126A (en) Input and output controlling system
SU792254A1 (ru) Устройство дл прерывани программ
SU857965A1 (ru) Абонентский пункт
JPS6133224B2 (es)
JPS6448160A (en) Serial interface control system
SU877541A1 (ru) Устройство управлени обращением к пам ти
JPS5719828A (en) Data processing equipment
SU798775A1 (ru) Устройство дл обмена
KR960029993A (ko) 컴퓨터 분야의 인터럽트 제어 장치
SU481894A1 (ru) Устройство дл ввода информации
JPS5674726A (en) Automatic return control system at the time of fault
KR880011679A (ko) Dma 억세스 중재 장치