ES2047103T3 - Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video. - Google Patents

Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video.

Info

Publication number
ES2047103T3
ES2047103T3 ES89200018T ES89200018T ES2047103T3 ES 2047103 T3 ES2047103 T3 ES 2047103T3 ES 89200018 T ES89200018 T ES 89200018T ES 89200018 T ES89200018 T ES 89200018T ES 2047103 T3 ES2047103 T3 ES 2047103T3
Authority
ES
Spain
Prior art keywords
video
image formation
image
image storage
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES89200018T
Other languages
English (en)
Inventor
Robert Johannes Sluijter
Cornelis Marinus Huizer
Hendrik Dijkstra
Gerrit Ary Slavenburg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Application granted granted Critical
Publication of ES2047103T3 publication Critical patent/ES2047103T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/20Processor architectures; Processor configuration, e.g. pipelining
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Image Processing (AREA)
  • Multi Processors (AREA)
  • Digital Computer Display Output (AREA)
  • Image Analysis (AREA)

Abstract

SISTEMA PROCESADOR DE VIDEO PARA PROCESAR SEÑALES DE VIDEO DE PRUEBA EN TIEMPO REAL. LAS SEÑALES SE DERIVAN DE LAS MUESTRAS PARA LLEVARLAS A UNA UNIDAD DE IMAGEN. PARA ELLO SE DISPONE DE UNO O VARIOS MODULOS DE PROCESADO CON SUS ELEMENTOS DE PROCESADO RESPECTIVOS QUE TRABAJAN EN PARALELO Y ESTAN CONECTADOS A UN CONMUTADOR DE VARIAS POSICIONES. UN MODULO CONTIENE AL MENOS UN PROCESADOR ARITMETICO LOGICO (54,56,58) Y AL MENOS UN PROCESADOR DE MEMORIA (60,62). EXISTE ADEMAS UN RELOJ CUYA FRECUENCIA PROPORCIONA UNA RELACION FIJA A LA FRECUENCIA CON QUE SON OBTENIDAS LAS MUESTRAS DE SEÑAL DE VIDEO.
ES89200018T 1988-01-11 1989-01-05 Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video. Expired - Lifetime ES2047103T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8800053A NL8800053A (nl) 1988-01-11 1988-01-11 Videoprocessorsysteem, alsmede afbeeldingssysteem en beeldopslagsysteem, voorzien van een dergelijk videoprocessorsysteem.

Publications (1)

Publication Number Publication Date
ES2047103T3 true ES2047103T3 (es) 1994-02-16

Family

ID=19851573

Family Applications (1)

Application Number Title Priority Date Filing Date
ES89200018T Expired - Lifetime ES2047103T3 (es) 1988-01-11 1989-01-05 Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video.

Country Status (9)

Country Link
US (1) US5103311A (es)
EP (1) EP0325310B1 (es)
JP (1) JP3295077B2 (es)
KR (1) KR890012232A (es)
DE (1) DE68909425T2 (es)
ES (1) ES2047103T3 (es)
FI (1) FI94991C (es)
HK (1) HK20295A (es)
NL (1) NL8800053A (es)

Families Citing this family (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692139A (en) * 1988-01-11 1997-11-25 North American Philips Corporation, Signetics Div. VLIW processing device including improved memory for avoiding collisions without an excessive number of ports
US5012887A (en) * 1988-08-03 1991-05-07 Deere & Company Drive for motor vehicles
US5450557A (en) * 1989-11-07 1995-09-12 Loral Aerospace Corp. Single-chip self-configurable parallel processor
GB2248534A (en) * 1990-07-05 1992-04-08 Rank Cintel Ltd Digital video processing apparatus
GB2248362A (en) * 1990-07-05 1992-04-01 Rank Cintel Ltd Multi-path digital video architecture
JP3277399B2 (ja) * 1993-01-27 2002-04-22 ソニー株式会社 画像処理用汎用プロセッサ
KR0142803B1 (ko) 1993-09-02 1998-07-15 모리시다 요이치 신호처리장치
WO1995022094A2 (en) * 1994-02-04 1995-08-17 Philips Electronics N.V. Sorting sequential data prior to distribution over parallel processors in random access manner
JPH08512418A (ja) * 1994-05-03 1996-12-24 フィリップス エレクトロニクス ネムローゼ フェンノートシャップ 残留映像による良好なコントラスト/雑音
US6215467B1 (en) * 1995-04-27 2001-04-10 Canon Kabushiki Kaisha Display control apparatus and method and display apparatus
US5644780A (en) 1995-06-02 1997-07-01 International Business Machines Corporation Multiple port high speed register file with interleaved write ports for use with very long instruction word (vlin) and n-way superscaler processors
US5815701A (en) * 1995-06-29 1998-09-29 Philips Electronics North America Corporation Computer method and apparatus which maintains context switching speed with a large number of registers and which improves interrupt processing time
DE69625790T2 (de) * 1995-09-01 2003-11-20 Philips Electronics Na Verfahren und vorrichtung für anpassbare operationen durch einen prozessor
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
WO1997044776A2 (en) * 1996-05-17 1997-11-27 Philips Electronics N.V. Display device
US5931939A (en) * 1996-09-25 1999-08-03 Philips Electronics North America Corporation Read crossbar elimination in a VLIW processor
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
EP1329816B1 (de) 1996-12-27 2011-06-22 Richter, Thomas Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US6786420B1 (en) 1997-07-15 2004-09-07 Silverbrook Research Pty. Ltd. Data distribution mechanism in the form of ink dots on cards
US6547364B2 (en) * 1997-07-12 2003-04-15 Silverbrook Research Pty Ltd Printing cartridge with an integrated circuit device
US6803989B2 (en) * 1997-07-15 2004-10-12 Silverbrook Research Pty Ltd Image printing apparatus including a microcontroller
US6618117B2 (en) 1997-07-12 2003-09-09 Silverbrook Research Pty Ltd Image sensing apparatus including a microcontroller
US6702417B2 (en) * 1997-07-12 2004-03-09 Silverbrook Research Pty Ltd Printing cartridge with capacitive sensor identification
US6948794B2 (en) 1997-07-15 2005-09-27 Silverbrook Reserach Pty Ltd Printhead re-capping assembly for a print and demand digital camera system
AUPO801997A0 (en) * 1997-07-15 1997-08-07 Silverbrook Research Pty Ltd Media processing method and apparatus (ART21)
AUPO798697A0 (en) * 1997-07-15 1997-08-07 Silverbrook Research Pty Ltd Data processing method and apparatus (ART51)
US7705891B2 (en) * 1997-07-15 2010-04-27 Silverbrook Research Pty Ltd Correction of distortions in digital images
US6690419B1 (en) 1997-07-15 2004-02-10 Silverbrook Research Pty Ltd Utilising eye detection methods for image processing in a digital image camera
US7044589B2 (en) * 1997-07-15 2006-05-16 Silverbrook Res Pty Ltd Printing cartridge with barcode identification
US7050143B1 (en) * 1998-07-10 2006-05-23 Silverbrook Research Pty Ltd Camera system with computer language interpreter
US7110024B1 (en) 1997-07-15 2006-09-19 Silverbrook Research Pty Ltd Digital camera system having motion deblurring means
US6985207B2 (en) * 1997-07-15 2006-01-10 Silverbrook Research Pty Ltd Photographic prints having magnetically recordable media
AUPO797897A0 (en) * 1997-07-15 1997-08-07 Silverbrook Research Pty Ltd Media device (ART18)
US6879341B1 (en) 1997-07-15 2005-04-12 Silverbrook Research Pty Ltd Digital camera system containing a VLIW vector processor
AUPO850597A0 (en) 1997-08-11 1997-09-04 Silverbrook Research Pty Ltd Image processing method and apparatus (art01a)
US6820968B2 (en) * 1997-07-15 2004-11-23 Silverbrook Research Pty Ltd Fluid-dispensing chip
US6624848B1 (en) * 1997-07-15 2003-09-23 Silverbrook Research Pty Ltd Cascading image modification using multiple digital cameras incorporating image processing
AUPO802797A0 (en) * 1997-07-15 1997-08-07 Silverbrook Research Pty Ltd Image processing method and apparatus (ART54)
US9092595B2 (en) 1997-10-08 2015-07-28 Pact Xpp Technologies Ag Multiprocessor having associated RAM units
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
US6002449A (en) * 1997-10-15 1999-12-14 Zilog, Inc. Integrated television processor
JP3893625B2 (ja) * 1997-10-21 2007-03-14 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 信号処理装置及び信号処理装置におけるプロセッサ間の接続を計画する方法
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
AUPP702098A0 (en) 1998-11-09 1998-12-03 Silverbrook Research Pty Ltd Image creation method and apparatus (ART73)
JP3573406B2 (ja) * 1999-02-26 2004-10-06 キヤノン株式会社 画像処理装置
AUPQ056099A0 (en) 1999-05-25 1999-06-17 Silverbrook Research Pty Ltd A method and apparatus (pprint01)
CN1378665A (zh) 1999-06-10 2002-11-06 Pact信息技术有限公司 编程概念
EP1342158B1 (de) 2000-06-13 2010-08-04 Richter, Thomas Pipeline ct-protokolle und -kommunikation
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US20070299993A1 (en) * 2001-03-05 2007-12-27 Pact Xpp Technologies Ag Method and Device for Treating and Processing Data
US9250908B2 (en) 2001-03-05 2016-02-02 Pact Xpp Technologies Ag Multi-processor bus and cache interconnection system
US9141390B2 (en) 2001-03-05 2015-09-22 Pact Xpp Technologies Ag Method of processing data with an array of data processors according to application ID
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US10031733B2 (en) 2001-06-20 2018-07-24 Scientia Sol Mentis Ag Method for processing data
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) * 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
DE10392560D2 (de) 2002-01-19 2005-05-12 Pact Xpp Technologies Ag Reconfigurierbarer Prozessor
WO2003071432A2 (de) * 2002-02-18 2003-08-28 Pact Xpp Technologies Ag Bussysteme und rekonfigurationsverfahren
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
EP1537486A1 (de) * 2002-09-06 2005-06-08 PACT XPP Technologies AG Rekonfigurierbare sequenzerstruktur
JP2006524850A (ja) * 2003-04-04 2006-11-02 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データ処理方法およびデータ処理装置
JP4700611B2 (ja) * 2003-08-28 2011-06-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データ処理装置およびデータ処理方法
JP2009524134A (ja) * 2006-01-18 2009-06-25 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト ハードウェア定義方法
US20090228463A1 (en) * 2008-03-10 2009-09-10 Cramer Richard D Method for Searching Compound Databases Using Topomeric Shape Descriptors and Pharmacophoric Features Identified by a Comparative Molecular Field Analysis (CoMFA) Utilizing Topomeric Alignment of Molecular Fragments
GB201108598D0 (en) 2011-05-20 2011-07-06 Shotter Nicholas R Front suspension system

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE794862A (fr) * 1972-02-01 1973-08-01 Siemens Ag Dispositif de commande a microprogrammes
JPS52120640A (en) * 1976-04-02 1977-10-11 Toshiba Corp Micro program control system
US4363104A (en) * 1980-09-22 1982-12-07 Hughes Aircraft Company Imaging system having multiple image copying and hierarchical busing
US4365104A (en) * 1981-06-26 1982-12-21 Mobil Oil Corporation Para-selective zeolite catalysts treated with sulfur compounds
GB2141847B (en) * 1983-05-06 1986-10-15 Seiko Instr & Electronics Matrix multiplication apparatus for graphic display
GB8401805D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data processing apparatus
JPH0712206B2 (ja) * 1984-10-01 1995-02-08 日本放送協会 映像信号処理用基本装置
CA1283738C (en) * 1985-11-13 1991-04-30 Atsushi Hasebe Data processor
US4790026A (en) * 1985-12-31 1988-12-06 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Programmable pipelined image processor
CA1267970A (en) * 1986-06-10 1990-04-17 Ichiro Tamitani Real-time video signal processing device capable of typically executing interframe coding
US4853784A (en) * 1988-02-19 1989-08-01 The Grass Valley Group, Inc. Video switcher with independent processing of selected video signals

Also Published As

Publication number Publication date
DE68909425D1 (de) 1993-11-04
FI890066A (fi) 1989-07-12
HK20295A (en) 1995-02-24
EP0325310B1 (en) 1993-09-29
FI94991C (fi) 1995-11-27
JP3295077B2 (ja) 2002-06-24
EP0325310A1 (en) 1989-07-26
KR890012232A (ko) 1989-08-25
US5103311A (en) 1992-04-07
DE68909425T2 (de) 1994-04-07
JPH01217575A (ja) 1989-08-31
NL8800053A (nl) 1989-08-01
FI94991B (fi) 1995-08-15
FI890066A0 (fi) 1989-01-06

Similar Documents

Publication Publication Date Title
ES2047103T3 (es) Sistema de tratamiento de video y tambien sistema de formacion de imagenes y sistema de almacenamiento de imagen provisto con dicho sistema de video.
KR870003437A (ko) 실시간 다중분해 신호처리장치
JPS5472019A (en) Time code reader
RU98107683A (ru) Система охраны и наблюдения
FR2649226B1 (fr) Circuit de brassage de donnees
JPS56122967A (en) Data processing system
KR0126893B1 (ko) 영상신호의 히스토그램 발생장치
SU739588A1 (ru) Знакогенератор
JPS57207956A (en) Data branching and joining circuit
SU1658391A1 (ru) Преобразователь последовательного кода в параллельный
SU902293A1 (ru) Устройство дл приема дискретной информации
SU444317A1 (ru) Селектор минимальной длительности
KR940006398A (ko) 비데오 카메라
KR940010170B1 (ko) CCD번인 드라이버 보드(Burn-in driver board)
JPS6460155A (en) Image processor
JPS57103491A (en) Pulse signal processing system
TW227055B (en) Block matching architecture of multiple modules
JPS6421608A (en) Pc input/output signal processing system
JPS6417632A (en) Ultrasonic diagnostic apparatus
JPS60262075A (ja) ロランc受信機
JPS57111754A (en) Scan system testing device
KR920001353A (ko) 프로세서와 코프로세서의 프로세서간 통신방식
JPS5614772A (en) Signal processing system
DE69902628D1 (de) Signalverarbeitungssystem und -verfahren
EP0318600A4 (en) Signal output device