EP2042917A1 - Substrat de réseau, procédé pour corriger celui-ci et afficheur à cristaux liquides - Google Patents
Substrat de réseau, procédé pour corriger celui-ci et afficheur à cristaux liquides Download PDFInfo
- Publication number
- EP2042917A1 EP2042917A1 EP07714900A EP07714900A EP2042917A1 EP 2042917 A1 EP2042917 A1 EP 2042917A1 EP 07714900 A EP07714900 A EP 07714900A EP 07714900 A EP07714900 A EP 07714900A EP 2042917 A1 EP2042917 A1 EP 2042917A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- line
- pixel electrode
- auxiliary capacitance
- array substrate
- branch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 64
- 238000000034 method Methods 0.000 title claims description 27
- 239000004973 liquid crystal related substance Substances 0.000 title claims description 18
- 238000005520 cutting process Methods 0.000 claims description 16
- 239000013078 crystal Substances 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 30
- 239000000463 material Substances 0.000 description 16
- 239000011521 glass Substances 0.000 description 14
- 239000010408 film Substances 0.000 description 13
- 239000012212 insulator Substances 0.000 description 10
- 239000004020 conductor Substances 0.000 description 7
- 230000007423 decrease Effects 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 5
- 230000007547 defect Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 239000004925 Acrylic resin Substances 0.000 description 2
- 229920000178 Acrylic resin Polymers 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000007641 inkjet printing Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 229920002647 polyamide Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000004040 coloring Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 239000000049 pigment Substances 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011342 resin composition Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136272—Auxiliary lines
Definitions
- the present invention relates to an array substrate having an auxiliary capacitance line and a correction method of the array substrate.
- a liquid crystal display device generally comprises an array substrate and a color filter substrate, which are facing to each other with a narrow gap therebetween and bonded together at their peripheral portions, and a liquid crystal filled in the gap.
- scanning lines and signal lines are arranged perpendicular to each other in a reticular pattern.
- a pixel electrode is arranged in each of pixel regions partitioned by the scanning lines and the signal lines.
- the pixel electrode and the signal line are connected via a switching element which is on/off controlled by the scanning line.
- an auxiliary capacitance line is arranged overlapping the pixel electrode so that the electric charge which is supplied from the scanning line and stored in the pixel electrode is maintained longer.
- the electric charge stored in the pixel electrode gradually leaks via the liquid crystal layer and the switching element and therefore decreases by the next application of signal voltage through the scanning line, the decrease is suppressed by the auxiliary capacitance line arranged overlapping the pixel electrode.
- the overlapping area of the pixel electrode and the auxiliary capacitance line is larger, the ability to maintain the electric charge stored in the pixel electrode is greater.
- a larger overlapping area results in a lower aperture ratio of the pixel electrode.
- an auxiliary capacitance line 51 of an array substrate 50 of this type of liquid crystal display device has a line trunk 51a arranged parallel to a scanning line 52 and line branches 51b extending from the line trunk 51a.
- the line branches 51b are used to increase the ability to maintain the electric charge stored in a pixel electrode 53.
- the line branches 51b are arranged along signal lines 54 which are shielded from light by black matrixes of a color filter substrate, thereby suppressing decrease in the aperture ratio.
- auxiliary capacitance line 51 with the line branches 51b results in interposing a foreign matter such as a conductive foreign matter and causing a short circuit between the pixel electrode 53 and the auxiliary capacitance line 51. Accordingly, the possibility of point defect is increased.
- the short circuit can be corrected by applying a laser beam to the short-circuited line branch 51b in order to cut it at some midpoint.
- the laser beam is also applied to the pixel electrode 53.
- the present invention aims to provide an array substrate, a correction method of the array substrate, and a liquid crystal display device which can easily correct the above defect.
- an array substrate comprises a pixel electrode connected to a switching element arranged near the intersection between a scanning line and a signal line and an auxiliary capacitance line arranged in a layer below the pixel electrode, wherein the auxiliary capacitance line comprises a line trunk arranged substantially parallel to the scanning line and a line branch extending from the line trunk, and the pixel electrode is provided with an aperture which crosses the line branch of the auxiliary capacitance line.
- the aperture of the pixel electrode has a slit shape.
- the line branch of the auxiliary capacitance line intersects with the aperture having the slit shape at an angle of between 80 degrees and 100 degrees. It is also preferable that a plurality of the apertures of the pixel electrode are arranged along the length direction of the line branch of the auxiliary capacitance line and that the line branch of the auxiliary capacitance line is arranged along the signal line.
- a correction method of such an array substrate preferably comprises cutting the line branch of the auxiliary capacitance line using the aperture of the pixel electrode when there is a short circuit between the pixel electrode and the line branch of the auxiliary capacitance line.
- a liquid crystal display device preferably comprises the above array substrate, a substrate which is arranged facing to the array substrate and has a common electrode, and a crystal filled between the array substrate and the substrate.
- the array substrate has the above configuration, in which the auxiliary capacitance line comprises the line trunk arranged substantially parallel to the scanning line and the line branch extending from the line trunk, and the pixel electrode is provided with the aperture which crosses the line branch of the auxiliary capacitance line, even when there is a short circuit between the pixel electrode and the line branch due to an interposed foreign matter such as a conductive foreign matter, the short circuit can be readily corrected by separating the line branch short-circuited with the pixel electrode using the aperture formed on the pixel electrode.
- the pixel electrode is prevented from being radiated by a laser beam for cutting even when the insulating layer between the pixel electrode and the auxiliary capacitance line is thin.
- the aperture of the pixel electrode has a slit shape, it is easy to cut the line branch by applying light energy such as a laser beam, and the decrease in the overlapping area of the pixel electrode and the line branch by the area of the apertures can be suppressed.
- the line branch of the auxiliary capacitance line intersects with the aperture having the slit shape at an angle of between 80 degrees and 100 degrees, the aperture and the line branch are efficiently arranged.
- the apertures of the pixel electrode are arranged along the length direction of the line branch of the auxiliary capacitance line, it is possible to select the most appropriate aperture for cutting depending on the position of the short circuit between the pixel electrode and the line branch, thereby limiting the effect of the cutting of the line branch.
- the line branch of the auxiliary capacitance line is arranged along the signal line, the decrease in the aperture ratio of the pixel can be suppressed.
- Fig. 1 is a schematic enlarged view of one pixel of a liquid crystal display device according to a preferred embodiment of the present invention.
- Fig. 2 is a sectional view of the A-A section in Fig. 1 .
- Fig. 3 is a view showing a correction method of an array substrate according to the preferred embodiment of the present invention.
- Fig. 4 is a view showing a first modified example of the preferred embodiment of the present invention shown in Fig. 1 .
- Fig. 5 is a view showing a second modified example of the preferred embodiment of the present invention shown in Fig. 1 .
- Fig. 6 is a view showing the schematic configuration of a conventional array substrate.
- Fig. 1 is a schematic enlarged view of one pixel of a liquid crystal display device according to the preferred embodiment of the present invention
- Fig. 2 is a sectional view of the A-A section in Fig. 1 .
- a liquid crystal layer 40 is provided between a glass substrate (an array substrate) 10 and a glass substrate (a color filter substrate) 30 which are facing to each other.
- pixel electrodes 17 are arranged in a reticular pattern on the lower glass substrate 10.
- scanning lines 11 and signal lines 12 which are perpendicular to each other are arranged around the pixel electrode 17 in a reticular pattern.
- the scanning line 11 and the signal line 12 intersect with each other such that the signal line 12 is placed over the scanning line 11. Additionally, the scanning line 11 and the signal line 12 are electronically insulated from each other at the intersection.
- a TFT (a thin film transistor) 13 is formed as a switching element connected to a gate electrode 11a which is a part of the scanning line 11.
- an auxiliary capacitance line 16 made of aluminum or other material is arranged under the substantially center of the pixel electrode 17.
- the auxiliary capacitance line 16 comprises a line trunk 16a arranged parallel to the scanning line 11 and line branches 16b to 16e extending vertically from the line trunk 16a along the right and left ends of the pixel electrode 17.
- the line branches 16b to 16e are arranged to increase the ability to maintain the electric charge stored in the pixel electrode 17. Because the line branches 16b to 16e are shielded from light by black matrixes 31 of the color filter substrate 30 (to be described later), the decrease in the aperture ratio is suppressed (see Fig. 2 ).
- the scanning line 11 and the auxiliary capacitance line 16 are arranged in the same line layer (a first line layer). That is, the scanning line 11 and the auxiliary capacitance line 16 are formed by applying patterning to the same conductive film. In addition, the scanning line 11 and the auxiliary capacitance line 16 are covered by a gate insulator 15 made of silicon nitride or other material (see Fig. 2 ).
- a semiconductor layer (not shown) made of amorphous silicon or other material is arranged overlapping a gate electrode 11a.
- a source electrode 12a and a drain electrode 14, which are parts of the signal line 12, are separately placed on the both sides of the semiconductor layer arranged on the gate electrode 11a.
- the signal line 12, the source electrode 12a, and the drain electrode 14 are formed in the same line layer (a second line layer) on the gate insulator 15.
- the signal line 12 and the TFT 13 are covered by an interlayer insulator 19 which is formed on the gate insulator 15.
- the interlayer insulator 19 is made of a photosensitive acrylic resin (a photosensitive organic film) material and is arranged between constituents such as the TFT 13 and the first and second line layers (e.g., the scanning line 11 and the single line 12) and the pixel electrode 17 in order to insulate the electric conductors from each other (see Fig. 2 ).
- the pixel electrode 17 is provided in each of pixel regions on the interlayer insulator 19, the pixel electrode 17 is provided.
- the pixel electrode 17 is made of a transparent electric conductor such as an ITO (indium-tin oxide) material.
- the TFT 13 is on/off controlled by scanning signal voltage supplied from the gate electrode 11a of the scanning line 11. Display signal voltage supplied from the source electrode 12a of the signal line 12 is supplied to the pixel electrode 17 via a contact hole portion 17a of the pixel electrode 17.
- apertures 17b to 17d are formed along the line branches 16b to 16e of the auxiliary capacitance line 16.
- the apertures 17b to 17d which have a slit shape and cross the line branches 16b to 16e, are used when the branches 16b to 16e placed under the apertures 17b to 17d are cut by applying light energy such as a laser beam.
- a lower alignment layer 21 is formed on the pixel electrode 17.
- the lower alignment layer 21 is made of, for example, polyimide resin.
- a description of a method to manufacture the above array substrate 10 is given.
- a single-layer or multi-layer conductor film made of materials such as tungsten, titanium, aluminum, and chromium is formed on the glass substrate 10.
- This conductor film can be formed using a known method such as sputtering.
- the formed conductor film is then formed into a predetermined pattern using a method such as photolithography. As a result, the scanning line 11 and the auxiliary capacitance line 16 are formed in the predetermined pattern.
- the gate insulator 15 is made of, for example, silicon nitride and is formed by a method such as a plasma CVD method.
- the semiconductor layer of the TFT 13 is made of, for example, n+ type amorphous silicon and is formed by a method such as a plasma CVD method.
- the signal line 12, the source electrode 13a, and the drain electrode 14 are formed in the same manner as the scanning line.
- the interlayer insulating film 19 made of a photosensitive acrylic resin (a photosensitive organic film) material is formed, and a contact hole is formed on the formed interlayer insulating film 19 by a method such as photolithography.
- a transparent conductive film made of an ITO material is formed using a method such as sputtering.
- the formed ITO film is then formed into a predetermined pattern using a method such as photolithography in order to obtain the pixel electrode 17 and the contact hole portion 17a in the predetermined pattern.
- the lower alignment layer 21 is formed.
- a liquid alignment material consisting of polyamide or other material is applied using a cylinder printing press and an inkjet printing press and is then baked by heating the substrate using a device such as a baking system. Accordingly, the solid-state lower alignment layer 21 is formed on the pixel electrode 17.
- the array substrate 10 is formed through the processes described above.
- the glass substrate (the color filter substrate) 30 is described. As shown in Fig. 2 , the black matrixes 31 are arranged under the glass substrate 30. The areas on the glass substrate 10 where the scanning line 11, the signal line 12, and the TFT 13 are arranged are shielded from light by the black matrixes 31. Under the glass substrate 30, a color layer 32 having one color among red (R), green (G), and blue (B) is arranged in each pixel. In the preferred embodiment of the present invention, the red (R), green (G), and blue (B) color layers 32 are repeatedly arranged in order in the horizontal direction, while the color layers 32 having the same color are arranged in the vertical direction.
- a common electrode 33 common to each pixel is arranged under the color layer 32.
- the common electrode 33 is also made of a transparent electric conductor such as an ITO material.
- an upper alignment layer 36 made of, for example, polyimide resin is formed under the common electrode 33.
- the liquid crystal layer 40 is arranged between the glass substrate (the array substrate) 10 and the glass substrate (the color filter substrate) 30.
- polarizing plates (not shown) are arranged under the glass substrate 10 and on the glass substrate 30.
- a BM resist (a photosensitive resin composition including a black coloring agent) or other material is applied on the glass substrate 30.
- the applied BM resist is formed into a predetermined pattern by a method such as photolithography in order to obtain the black matrixes 31 in the predetermined pattern.
- a color ink made of a red, green, or blue coloring photoresist material (a solution in which a pigment of a certain color is dispersed in photosensitive resin) is applied and formed into a predetermined pattern by a method such as photolithography to obtain the color layer 32 in the predetermined pattern.
- the transparent conductive film made of the ITO material is formed using a method such as sputtering to obtain the common electrode 33.
- the upper alignment layer 36 is then formed on the common electrode 33.
- a liquid alignment material consisting of polyamide or other material is applied using a cylinder printing press or an inkjet printing press and is then baked by heating the substrate using a device such as a baking system. Accordingly, the solid-state upper alignment layer 36 is formed on the common electrode 33.
- the array substrate 30 is formed through the processes described above.
- Fig. 3A shows a correction method to be used when the pixel electrode 17 and the line branch 16d are short-circuited due to a foreign matter 25 present at the tip of the line branch 16d of the auxiliary capacitance line 16.
- the short-circuited portion is separated to correct the short circuit with the pixel electrode 17 by cutting the line branch 16d at a cutting portion 22 using the aperture 17b being the closest aperture to the short-circuited portion among the three apertures 17b to 17d which are arranged between the short-circuited portion and the line trunk 16a.
- Fig. 3B shows a correction method to be used when the pixel electrode 17 and the line branch 16d are short-circuited due to the foreign matter 25 present at a position closer to the tip than the middle of the line branch 16d of the auxiliary capacitance line 16.
- the short-circuited portion is separated to correct the short circuit with the pixel electrode 17 by cutting the line branch 16d at a cutting portion 23 using the aperture 17c being the closer aperture to the short-circuited portion of the two apertures 17c and 17d which are arranged between the short-circuited portion and the line trunk 16a.
- Fig. 3C shows a correction method to be used when the pixel electrode 17 and the line branch 16d are short-circuited due to the foreign matter 25 present at a position closer to the base end than the middle of the line branch 16d of the auxiliary capacitance line 16.
- the short-circuited portion is separated to correct the short circuit with the pixel electrode 17 by cutting the line branch 16d at a cutting portion 24 using the aperture 17d arranged between the short-circuited portion and the line trunk 16a.
- the foregoing cutting is performed by applying light energy to the cutting portions 22 to 24 of the line branch 16d, which are located in the apertures 17b to 17d, from the side of the pixel electrode 17 of the array substrate 10.
- Various laser beams can be used as the light energy.
- the line branch 16d is cut because the conductor which composes the line branch 16d and is situated at the position radiated by the light energy is dissipated by the heat.
- the short circuit can be readily corrected by separating the line branch 16d being short-circuited with the pixel electrode 17 using the apertures 17b to 17d formed on the pixel electrode 17 as described above.
- the pixel electrode 17 is not radiated by the laser beam for cutting even when the insulating layer (the interlayer insulating film 19 in the preferred embodiment of the present invention) between the pixel electrode 17 and the auxiliary capacitance line 16 is thin.
- the apertures 17b to 17d of the pixel electrode 17 have a slit shape and cross the line branches 16b to 16d of the auxiliary capacitance line 16, it is easy to cut the line branches 16b to 16e by applying the laser beam.
- the decrease in the overlapping area of the pixel electrode and the line branches by the area of the apertures is suppressed when the apertures has the slit shape, as compared with when the apertures have, for example, a circular shape.
- the present invention is not limited to the preferred embodiment of the present invention described above, and variations may be made within the scope of the intension of the present invention.
- the line branches 16b to 16e are arranged along the signal lines 12; however, line branches 16f and 16g extending vertically from the line trunk 16a may be formed in the center of the pixel electrode 17, and apertures 17e to 17g are formed in the line branches 16f and 16g as shown in Fig. 4 .
- FIG. 5 the configuration shown in Fig. 5 may be used.
- An array substrate 42 shown in Fig. 5 is used for a vertical alignment liquid crystal display device having liquid crystal molecules with negative dielectric anisotropy.
- apertures 17h to 17k can also be used to improve viewing angle characteristics by generating an oblique electric field (a fringe field) when voltage is applied to the pixel electrode 17 and thereby controlling the alignment of the liquid crystal molecules (not shown).
- a fringe field a fringe field
- the apertures 17h to 17k have an oblique slit shape and are arranged symmetrically with respect to the line trunk 16a such that they cross the line branches 16h to 16k in the layer below.
- the correction method shown in Fig. 3 is of course applicable to this array substrate 42.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Liquid Crystal (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006187778 | 2006-07-07 | ||
PCT/JP2007/053468 WO2008004354A1 (fr) | 2006-07-07 | 2007-02-26 | Substrat de réseau, procédé pour corriger celui-ci et afficheur à cristaux liquides |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2042917A1 true EP2042917A1 (fr) | 2009-04-01 |
EP2042917A4 EP2042917A4 (fr) | 2009-11-04 |
EP2042917B1 EP2042917B1 (fr) | 2011-04-06 |
Family
ID=38894330
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07714900A Not-in-force EP2042917B1 (fr) | 2006-07-07 | 2007-02-26 | Substrat de réseau, procédé pour corriger celui-ci et afficheur à cristaux liquides |
Country Status (7)
Country | Link |
---|---|
US (1) | US7961266B2 (fr) |
EP (1) | EP2042917B1 (fr) |
JP (1) | JPWO2008004354A1 (fr) |
CN (1) | CN101484847A (fr) |
AT (1) | ATE504860T1 (fr) |
DE (1) | DE602007013761D1 (fr) |
WO (1) | WO2008004354A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2450744A1 (fr) * | 2009-06-30 | 2012-05-09 | Sharp Kabushiki Kaisha | Dispositif d'affichage à cristaux liquides |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5123788B2 (ja) * | 2008-08-21 | 2013-01-23 | パナソニック液晶ディスプレイ株式会社 | 液晶表示装置 |
JP5216160B2 (ja) * | 2010-02-16 | 2013-06-19 | シャープ株式会社 | 液晶表示装置 |
KR101056233B1 (ko) * | 2010-03-16 | 2011-08-11 | 삼성모바일디스플레이주식회사 | 화소 및 이를 구비한 유기전계발광 표시장치 |
JP5605097B2 (ja) * | 2010-09-03 | 2014-10-15 | ソニー株式会社 | 電子素子の製造方法 |
WO2017170099A1 (fr) * | 2016-03-30 | 2017-10-05 | シャープ株式会社 | Procédé de fabrication de panneaux à cristaux liquides |
CN106444195B (zh) * | 2016-11-29 | 2019-11-15 | 南京中电熊猫液晶显示科技有限公司 | 液晶显示面板 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5943106A (en) * | 1997-02-20 | 1999-08-24 | Fujitsu Limited | Liquid crystal display with branched of auxiliary capacitor pattern and its manufacture method |
US6822701B1 (en) * | 1998-09-04 | 2004-11-23 | Sharp Kabushiki Kaisha | Liquid crystal display apparatus |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0833555B2 (ja) * | 1988-10-17 | 1996-03-29 | シャープ株式会社 | マトリクス表示装置 |
JPH03242625A (ja) * | 1990-02-21 | 1991-10-29 | Toshiba Corp | アクティブマトリクス型液晶表示装置 |
DE69108062T2 (de) * | 1990-01-17 | 1995-07-20 | Toshiba Kawasaki Kk | Flüssigkristall-Anzeigevorrichtung mit aktiver Matrix. |
JPH052184A (ja) * | 1991-06-26 | 1993-01-08 | Sanyo Electric Co Ltd | 液晶表示パネル |
JP2869699B2 (ja) | 1994-07-21 | 1999-03-10 | 廣行 藤根 | 甘栗の皮剥き具 |
JPH1068960A (ja) * | 1996-08-28 | 1998-03-10 | Sharp Corp | 液晶パネルおよびその欠陥修正方法 |
JP2000221527A (ja) * | 1999-01-27 | 2000-08-11 | Sharp Corp | 液晶表示装置 |
JP3242625B2 (ja) | 1999-04-12 | 2001-12-25 | 三菱電機株式会社 | Dsrc車載器 |
JP2001267581A (ja) * | 2000-03-22 | 2001-09-28 | Mitsubishi Electric Corp | 半導体装置、液晶表示装置、半導体装置の製造方法および液晶表示装置の製造方法 |
JP3689003B2 (ja) * | 2000-03-30 | 2005-08-31 | シャープ株式会社 | アクティブマトリクス型液晶表示装置 |
TW583425B (en) * | 2001-08-02 | 2004-04-11 | Sanyo Electric Co | Liquid crystal display |
JP4448635B2 (ja) * | 2001-09-28 | 2010-04-14 | シャープ株式会社 | 液晶表示装置用基板及びそれを備えた液晶表示装置 |
TW516225B (en) * | 2001-11-01 | 2003-01-01 | Chi Mei Optoelectronics Corp | Pixel storage capacitor structure |
JP3905436B2 (ja) | 2002-07-17 | 2007-04-18 | 株式会社アドバンスト・ディスプレイ | 液晶表示装置 |
JP4088619B2 (ja) * | 2004-01-28 | 2008-05-21 | シャープ株式会社 | アクティブマトリクス基板及び表示装置 |
JP4522145B2 (ja) * | 2004-05-25 | 2010-08-11 | シャープ株式会社 | 表示装置用基板、その製造方法及び表示装置 |
JP4627065B2 (ja) * | 2004-05-27 | 2011-02-09 | シャープ株式会社 | アクティブマトリクス基板、その画素欠陥修正方法及び製造方法 |
JP4127267B2 (ja) * | 2005-01-14 | 2008-07-30 | 三菱電機株式会社 | 表示装置 |
JP2007010824A (ja) | 2005-06-29 | 2007-01-18 | Mitsubishi Electric Corp | 液晶ディスプレイパネル及びその画素欠陥修正方法 |
EP2096488B1 (fr) * | 2007-01-17 | 2011-11-09 | Sharp Kabushiki Kaisha | Panneau d'affichage à cristaux liquides et dispositif d'affichage à cristaux liquides |
JP5352066B2 (ja) * | 2007-06-15 | 2013-11-27 | 株式会社ジャパンディスプレイ | 電子回路基板の製造装置 |
-
2007
- 2007-02-26 CN CNA2007800254909A patent/CN101484847A/zh active Pending
- 2007-02-26 WO PCT/JP2007/053468 patent/WO2008004354A1/fr active Application Filing
- 2007-02-26 US US12/307,130 patent/US7961266B2/en not_active Expired - Fee Related
- 2007-02-26 JP JP2008523609A patent/JPWO2008004354A1/ja active Pending
- 2007-02-26 AT AT07714900T patent/ATE504860T1/de not_active IP Right Cessation
- 2007-02-26 EP EP07714900A patent/EP2042917B1/fr not_active Not-in-force
- 2007-02-26 DE DE602007013761T patent/DE602007013761D1/de active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5943106A (en) * | 1997-02-20 | 1999-08-24 | Fujitsu Limited | Liquid crystal display with branched of auxiliary capacitor pattern and its manufacture method |
US6822701B1 (en) * | 1998-09-04 | 2004-11-23 | Sharp Kabushiki Kaisha | Liquid crystal display apparatus |
Non-Patent Citations (1)
Title |
---|
See also references of WO2008004354A1 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2450744A1 (fr) * | 2009-06-30 | 2012-05-09 | Sharp Kabushiki Kaisha | Dispositif d'affichage à cristaux liquides |
EP2450744A4 (fr) * | 2009-06-30 | 2013-02-06 | Sharp Kk | Dispositif d'affichage à cristaux liquides |
US8593584B2 (en) | 2009-06-30 | 2013-11-26 | Sharp Kabushiki Kaisha | Liquid-crystal display device including floating electrode |
RU2511709C2 (ru) * | 2009-06-30 | 2014-04-10 | Шарп Кабусики Кайся | Жидкокристаллическое устройство отображения |
Also Published As
Publication number | Publication date |
---|---|
DE602007013761D1 (de) | 2011-05-19 |
CN101484847A (zh) | 2009-07-15 |
US7961266B2 (en) | 2011-06-14 |
WO2008004354A1 (fr) | 2008-01-10 |
EP2042917A4 (fr) | 2009-11-04 |
JPWO2008004354A1 (ja) | 2009-12-03 |
EP2042917B1 (fr) | 2011-04-06 |
US20090190053A1 (en) | 2009-07-30 |
ATE504860T1 (de) | 2011-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6438187B2 (ja) | 表示装置 | |
US10768494B2 (en) | Display device | |
US7812893B2 (en) | Active matrix substrate where a portion of the storage capacitor wiring or the scanning signal line overlaps with the drain lead-out wiring connected to the drain electrode of a thin film transistor and display device having such an active matrix substrate | |
EP2042917B1 (fr) | Substrat de réseau, procédé pour corriger celui-ci et afficheur à cristaux liquides | |
CN106842746B (zh) | 主动元件阵列基板和液晶面板 | |
JP2008003134A (ja) | 配線構造、及び表示装置 | |
JP2003195330A (ja) | 液晶表示装置 | |
JP5317399B2 (ja) | 液晶表示装置 | |
TWI420208B (zh) | 液晶顯示裝置 | |
JP4812284B2 (ja) | 表示装置用薄膜トランジスタ表示板 | |
JP2004077718A (ja) | 液晶表示装置 | |
US8059077B2 (en) | Display device and manufacturing method of display device | |
JP2005107504A (ja) | 露光マスク、これを含む露光装置及びこれを利用した表示装置用表示板の製造方法 | |
JPH1164884A (ja) | 液晶表示装置 | |
JP4026870B2 (ja) | 液晶表示装置の製造方法 | |
US20140183536A1 (en) | Thin film transistor panel and method for manufacturing the same | |
US7582900B2 (en) | Array substrate for an image display device | |
JP2005156899A (ja) | 液晶表示装置 | |
JP2006126772A (ja) | 液晶ディスプレイ装置 | |
JP4441507B2 (ja) | 液晶表示装置 | |
US20160202557A1 (en) | Liquid crystal display and method of manufacturing the same | |
JP2004334061A (ja) | 表示装置の表示回路、液晶表示装置、および表示装置の表示回路の制御方法 | |
JP2009265149A (ja) | 薄膜トランジスタアレイ基板および薄膜トランジスタアレイ基板の修正方法 | |
KR102166339B1 (ko) | 리페어 패턴을 구비한 평판형 표시장치용 박막 트랜지스터 기판 | |
KR20210123463A (ko) | 액정 표시 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20090121 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK RS |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: KITO, KENICHI |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20091006 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G09F 9/30 20060101ALI20090930BHEP Ipc: G02F 1/1368 20060101AFI20080320BHEP Ipc: H01L 29/786 20060101ALI20090930BHEP Ipc: G02F 1/1362 20060101ALI20090930BHEP |
|
17Q | First examination report despatched |
Effective date: 20100210 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: T3 |
|
REF | Corresponds to: |
Ref document number: 602007013761 Country of ref document: DE Date of ref document: 20110519 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602007013761 Country of ref document: DE Effective date: 20110519 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |
|
LTIE | Lt: invalidation of european patent or patent extension |
Effective date: 20110406 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110808 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: BE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110717 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110806 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110707 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |
|
26N | No opposition filed |
Effective date: 20120110 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602007013761 Country of ref document: DE Effective date: 20120110 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20120228 Year of fee payment: 6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20120222 Year of fee payment: 6 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: NL Payment date: 20120224 Year of fee payment: 6 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120229 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120229 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120229 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20121031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120229 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120226 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110706 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: V1 Effective date: 20130901 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20130226 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20130901 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602007013761 Country of ref document: DE Effective date: 20130903 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20130226 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20130903 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20120226 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070226 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20110406 |