DE69925799D1 - Verzögerungsregelschleife mit einem taktphasenschieber - Google Patents

Verzögerungsregelschleife mit einem taktphasenschieber

Info

Publication number
DE69925799D1
DE69925799D1 DE69925799T DE69925799T DE69925799D1 DE 69925799 D1 DE69925799 D1 DE 69925799D1 DE 69925799 T DE69925799 T DE 69925799T DE 69925799 T DE69925799 T DE 69925799T DE 69925799 D1 DE69925799 D1 DE 69925799D1
Authority
DE
Germany
Prior art keywords
pusher
clock
delay rule
rule loop
loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69925799T
Other languages
English (en)
Other versions
DE69925799T2 (de
Inventor
H Hassoun
Erich Goetting
D Logue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of DE69925799D1 publication Critical patent/DE69925799D1/de
Application granted granted Critical
Publication of DE69925799T2 publication Critical patent/DE69925799T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
DE69925799T 1998-06-22 1999-04-09 Verzögerungsregelschleife mit einem taktphasenschieber Expired - Lifetime DE69925799T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/102,740 US6289068B1 (en) 1998-06-22 1998-06-22 Delay lock loop with clock phase shifter
US102740 1998-06-22
PCT/US1999/007775 WO1999067882A1 (en) 1998-06-22 1999-04-09 Delay lock loop with clock phase shifter

Publications (2)

Publication Number Publication Date
DE69925799D1 true DE69925799D1 (de) 2005-07-21
DE69925799T2 DE69925799T2 (de) 2006-05-04

Family

ID=22291456

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69925799T Expired - Lifetime DE69925799T2 (de) 1998-06-22 1999-04-09 Verzögerungsregelschleife mit einem taktphasenschieber

Country Status (5)

Country Link
US (4) US6289068B1 (de)
EP (1) EP1004168B1 (de)
JP (1) JP4308436B2 (de)
DE (1) DE69925799T2 (de)
WO (1) WO1999067882A1 (de)

Families Citing this family (155)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6826169B1 (en) * 1996-12-20 2004-11-30 Fujitsu Limited Code multiplexing transmitting apparatus
US6480548B1 (en) 1997-11-17 2002-11-12 Silicon Graphics, Inc. Spacial derivative bus encoder and decoder
US6289068B1 (en) 1998-06-22 2001-09-11 Xilinx, Inc. Delay lock loop with clock phase shifter
US7564283B1 (en) 1998-06-22 2009-07-21 Xilinx, Inc. Automatic tap delay calibration for precise digital phase shift
TW406219B (en) * 1998-08-26 2000-09-21 Via Tech Inc PLL clock generation circuit that is capable of programming frequency and skew
KR100295056B1 (ko) * 1999-01-27 2001-07-12 윤종용 지연동기루프 및 방법
JP4286375B2 (ja) * 1999-04-02 2009-06-24 株式会社アドバンテスト 遅延クロック生成装置および遅延時間測定装置
US6507211B1 (en) 1999-07-29 2003-01-14 Xilinx, Inc. Programmable logic device capable of preserving user data during partial or complete reconfiguration
US6529571B1 (en) * 1999-09-28 2003-03-04 National Semiconductor Corporation Method and apparatus for equalizing propagation delay
US7031420B1 (en) * 1999-12-30 2006-04-18 Silicon Graphics, Inc. System and method for adaptively deskewing parallel data signals relative to a clock
US6987823B1 (en) * 2000-02-07 2006-01-17 Rambus Inc. System and method for aligning internal transmit and receive clocks
US6718477B1 (en) * 2000-03-06 2004-04-06 William C. Plants Delay locked loop for an FPGA architecture
US7171575B1 (en) 2000-03-06 2007-01-30 Actel Corporation Delay locked loop for and FPGA architecture
US6826247B1 (en) 2000-03-24 2004-11-30 Stmicroelectronics, Inc. Digital phase lock loop
US7194037B1 (en) 2000-05-23 2007-03-20 Marvell International Ltd. Active replica transformer hybrid
US7312739B1 (en) 2000-05-23 2007-12-25 Marvell International Ltd. Communication driver
US6775529B1 (en) 2000-07-31 2004-08-10 Marvell International Ltd. Active resistive summer for a transformer hybrid
USRE41831E1 (en) 2000-05-23 2010-10-19 Marvell International Ltd. Class B driver
US7433665B1 (en) 2000-07-31 2008-10-07 Marvell International Ltd. Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same
IT1320459B1 (it) * 2000-06-27 2003-11-26 Cit Alcatel Metodo di allineamento di fase di flussi di dati appartenenti a tramea divisione di tempo relativo circuito.
US7606547B1 (en) 2000-07-31 2009-10-20 Marvell International Ltd. Active resistance summer for a transformer hybrid
KR100498739B1 (ko) * 2000-09-01 2005-07-01 캐논 가부시끼가이샤 전자방출소자, 전자원 및 화상형성장치의 제조방법
US6918047B1 (en) * 2000-09-07 2005-07-12 Ati International, Srl Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof
EP1323234B1 (de) * 2000-10-06 2011-12-07 Xilinx, Inc. Digitaler phasenschieber
US7187742B1 (en) * 2000-10-06 2007-03-06 Xilinx, Inc. Synchronized multi-output digital clock manager
AU2002228866A1 (en) * 2000-11-13 2002-05-21 Primarion, Inc. High bandwidth multi-phase clock selector with continuous phase output
JP3557612B2 (ja) * 2000-12-05 2004-08-25 日本電気株式会社 低レーテンシ高速伝送システム
US6525577B2 (en) * 2000-12-08 2003-02-25 International Business Machines Corporation Apparatus and method for reducing skew of a high speed clock signal
US20020093994A1 (en) 2000-12-30 2002-07-18 Norm Hendrickson Reverse data de-skew method and system
US7123678B2 (en) 2001-02-01 2006-10-17 Vitesse Semiconductor Corporation RZ recovery
US6975695B1 (en) * 2001-04-30 2005-12-13 Cypress Semiconductor Corp. Circuit for correction of differential signal path delays in a PLL
US7242229B1 (en) 2001-05-06 2007-07-10 Altera Corporation Phase locked loop (PLL) and delay locked loop (DLL) counter and delay element programming in user mode
US6950487B2 (en) * 2001-05-18 2005-09-27 Micron Technology, Inc. Phase splitter using digital delay locked loops
JP4118536B2 (ja) * 2001-07-03 2008-07-16 株式会社東芝 クロック遅延設定方法
US6876239B2 (en) * 2001-07-11 2005-04-05 Micron Technology, Inc. Delay locked loop “ACTIVE command” reactor
US20030016067A1 (en) * 2001-07-23 2003-01-23 Motorola, Inc. System employing clock signal generation and synchronization technique
US7333527B2 (en) * 2001-11-27 2008-02-19 Sun Microsystems, Inc. EMI reduction using tunable delay lines
US6791380B2 (en) * 2001-11-27 2004-09-14 Winbond Electronics Corporation Universal clock generator
KR100516742B1 (ko) * 2001-12-28 2005-09-22 주식회사 하이닉스반도체 클럭 동기 장치
US6952123B2 (en) 2002-03-22 2005-10-04 Rambus Inc. System with dual rail regulated locked loop
US6911853B2 (en) * 2002-03-22 2005-06-28 Rambus Inc. Locked loop with dual rail regulation
US7135903B2 (en) * 2002-09-03 2006-11-14 Rambus Inc. Phase jumping locked loop circuit
US6759881B2 (en) * 2002-03-22 2004-07-06 Rambus Inc. System with phase jumping locked loop circuit
JP4021693B2 (ja) * 2002-03-26 2007-12-12 富士通株式会社 半導体集積回路
US7151810B2 (en) * 2002-04-26 2006-12-19 Intel Corporation Data and clock synchronization in multi-channel communications
US6633190B1 (en) * 2002-04-26 2003-10-14 Intel Corporation Multi-phase clock generation and synchronization
US6774667B1 (en) 2002-05-09 2004-08-10 Actel Corporation Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays
US7378867B1 (en) * 2002-06-04 2008-05-27 Actel Corporation Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers
US6720810B1 (en) 2002-06-14 2004-04-13 Xilinx, Inc. Dual-edge-correcting clock synchronization circuit
KR100871205B1 (ko) * 2002-07-23 2008-12-01 엘지노텔 주식회사 다중 클럭 위상 결정 시스템
US7110446B1 (en) 2002-07-26 2006-09-19 Xilinx, Inc. Method and apparatus for reducing effect of jitter
US6765427B1 (en) 2002-08-08 2004-07-20 Actel Corporation Method and apparatus for bootstrapping a programmable antifuse circuit
US7154976B2 (en) * 2002-08-29 2006-12-26 Lsi Logic Corporation Frequency controller
US7434080B1 (en) * 2002-09-03 2008-10-07 Actel Corporation Apparatus for interfacing and testing a phase locked loop in a field programmable gate array
US6750674B1 (en) 2002-10-02 2004-06-15 Actel Corporation Carry chain for use between logic modules in a field programmable gate array
US6885228B2 (en) 2002-10-02 2005-04-26 Hewlett-Packard Development Company, L.P. Non-iterative signal synchronization
US6980041B2 (en) * 2002-10-04 2005-12-27 Hewlett-Packard Development Company, L.P. Non-iterative introduction of phase delay into signal without feedback
US6847246B1 (en) 2002-10-31 2005-01-25 Xilinx, Inc. Method and apparatus for reducing jitter and power dissipation in a delay line
US6788124B1 (en) 2002-10-31 2004-09-07 Xilinx, Inc. Method and apparatus for reducing jitter in a delay line and a trim unit
US6756822B1 (en) 2002-10-31 2004-06-29 Xilinx, Inc. Phase detector employing asynchronous level-mode sequential circuitry
US7124314B2 (en) * 2002-11-05 2006-10-17 Ip-First, Llc Method and apparatus for fine tuning clock signals of an integrated circuit
US6727726B1 (en) 2002-11-12 2004-04-27 Actel Corporation Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array
KR100926684B1 (ko) * 2002-11-15 2009-11-17 삼성전자주식회사 스프레드 스펙트럼 클럭 발생기
US6838918B1 (en) 2002-11-19 2005-01-04 Xilinx, Inc. Hard phase alignment of clock signals using asynchronous level-mode state machine
US6838919B1 (en) 2002-11-19 2005-01-04 Xilinx, Inc. DCVSL pulse width controller and system
JP4113447B2 (ja) * 2002-12-02 2008-07-09 テクトロニクス・インターナショナル・セールス・ゲーエムベーハー ジッタ付加回路及び方法並びにパルス列生成回路及び方法
US6903582B2 (en) * 2002-12-13 2005-06-07 Ip First, Llc Integrated circuit timing debug apparatus and method
AU2003302953A1 (en) * 2002-12-13 2004-07-09 Koninklijke Philips Electronics N.V. Low lock time delay locked loops using time cycle supppressor
US7512188B1 (en) * 2003-04-10 2009-03-31 Xilinx, Inc. Phase shift keying signaling for integrated circuits
US7245684B2 (en) * 2003-05-09 2007-07-17 Hewlett-Packard Development Company, L.P. System and method for compensating for skew between a first clock signal and a second clock signal
US6838902B1 (en) * 2003-05-28 2005-01-04 Actel Corporation Synchronous first-in/first-out block memory for a field programmable gate array
US6825690B1 (en) 2003-05-28 2004-11-30 Actel Corporation Clock tree network in a field programmable gate array
US6867615B1 (en) * 2003-05-30 2005-03-15 Actel Corporation Dedicated input/output first in/first out module for a field programmable gate array
US7385419B1 (en) * 2003-05-30 2008-06-10 Actel Corporation Dedicated input/output first in/first out module for a field programmable gate array
US6975145B1 (en) 2003-06-02 2005-12-13 Xilinx, Inc. Glitchless dynamic multiplexer with synchronous and asynchronous controls
US6990010B1 (en) 2003-08-06 2006-01-24 Actel Corporation Deglitching circuits for a radiation-hardened static random access memory based programmable architecture
US7050341B1 (en) 2003-08-11 2006-05-23 Marvell Semiconductor Israel Ltd. Diagonal matrix delay
US7046042B1 (en) 2003-08-11 2006-05-16 Marvell Semiconductor Israel Ltd. Phase detector
US7133991B2 (en) * 2003-08-20 2006-11-07 Micron Technology, Inc. Method and system for capturing and bypassing memory transactions in a hub-based memory system
US7136958B2 (en) 2003-08-28 2006-11-14 Micron Technology, Inc. Multiple processor system and method including multiple memory hub modules
CN1307800C (zh) * 2003-10-09 2007-03-28 智慧第一公司 集成电路时序调试装置及方法
US7120743B2 (en) * 2003-10-20 2006-10-10 Micron Technology, Inc. Arbitration system and method for memory responses in a hub-based memory system
JP4671261B2 (ja) * 2003-11-14 2011-04-13 ルネサスエレクトロニクス株式会社 半導体装置
US7463680B2 (en) * 2003-12-16 2008-12-09 California Institute Of Technology Deterministic jitter equalizer
US7412574B2 (en) * 2004-02-05 2008-08-12 Micron Technology, Inc. System and method for arbitration of memory responses in a hub-based memory system
US7788451B2 (en) 2004-02-05 2010-08-31 Micron Technology, Inc. Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
US7391246B1 (en) 2004-03-02 2008-06-24 Xilinx, Inc. Digital high speed programmable delayed locked loop
US7257683B2 (en) 2004-03-24 2007-08-14 Micron Technology, Inc. Memory arbitration system and method having an arbitration packet protocol
US7447240B2 (en) 2004-03-29 2008-11-04 Micron Technology, Inc. Method and system for synchronizing communications links in a hub-based memory system
US6980042B2 (en) * 2004-04-05 2005-12-27 Micron Technology, Inc. Delay line synchronizer apparatus and method
US7126406B2 (en) 2004-04-30 2006-10-24 Xilinx, Inc. Programmable logic device having an embedded differential clock tree
US7142033B2 (en) * 2004-04-30 2006-11-28 Xilinx, Inc. Differential clocking scheme in an integrated circuit having digital multiplexers
US7046052B1 (en) 2004-04-30 2006-05-16 Xilinx, Inc. Phase matched clock divider
US7157951B1 (en) 2004-04-30 2007-01-02 Xilinx, Inc. Digital clock manager capacitive trim unit
US7038519B1 (en) 2004-04-30 2006-05-02 Xilinx, Inc. Digital clock manager having cascade voltage switch logic clock paths
US7129765B2 (en) * 2004-04-30 2006-10-31 Xilinx, Inc. Differential clock tree in an integrated circuit
US7363419B2 (en) 2004-05-28 2008-04-22 Micron Technology, Inc. Method and system for terminating write commands in a hub-based memory system
US7109767B1 (en) * 2004-07-12 2006-09-19 Sun Microsystems, Inc. Generating different delay ratios for a strobe delay
US7480361B1 (en) 2004-07-12 2009-01-20 Xilinx, Inc. Phase lock detector
US20060013284A1 (en) * 2004-07-14 2006-01-19 Guebels Pierre P Phase stuffing spread spectrum technology modulation
US7382847B2 (en) * 2004-07-23 2008-06-03 Hewlett-Packard Development Company, L.P. Programmable sync pulse generator
SG120185A1 (en) 2004-08-30 2006-03-28 Micron Technology Inc Delay lock loop phase glitch error filter
US7088156B2 (en) * 2004-08-31 2006-08-08 Micron Technology, Inc. Delay-locked loop having a pre-shift phase detector
US7342430B1 (en) * 2004-10-05 2008-03-11 Kevin Chiang Write strategy with multi-stage delay cell for providing stable delays on EFM clock
US7848473B2 (en) * 2004-12-22 2010-12-07 Agere Systems Inc. Phase interpolator having a phase jump
US7499513B1 (en) 2004-12-23 2009-03-03 Xilinx, Inc. Method and apparatus for providing frequency synthesis and phase alignment in an integrated circuit
US20060193417A1 (en) * 2005-02-25 2006-08-31 Tellabs Operations, Inc. Systems and methods for switching between redundant clock signals
US7471130B2 (en) 2005-05-19 2008-12-30 Micron Technology, Inc. Graduated delay line for increased clock skew correction circuit operating range
US7680173B2 (en) * 2005-07-06 2010-03-16 Ess Technology, Inc. Spread spectrum clock generator having an adjustable delay line
US7453297B1 (en) 2005-08-05 2008-11-18 Xilinx, Inc. Method of and circuit for deskewing clock signals in an integrated circuit
US7453301B1 (en) * 2005-08-05 2008-11-18 Xilinx, Inc. Method of and circuit for phase shifting a clock signal
US7312662B1 (en) 2005-08-09 2007-12-25 Marvell International Ltd. Cascode gain boosting system and method for a transmitter
US7577892B1 (en) 2005-08-25 2009-08-18 Marvell International Ltd High speed iterative decoder
US7285996B2 (en) * 2005-09-30 2007-10-23 Slt Logic, Llc Delay-locked loop
TWI287913B (en) * 2005-10-26 2007-10-01 Novatek Microelectronics Corp Offset controllable spread spectrum clock generator apparatus
US8542050B2 (en) * 2005-10-28 2013-09-24 Sony Corporation Minimized line skew generator
US20070127615A1 (en) * 2005-12-06 2007-06-07 Applied Materials, Inc. DC technique for eliminating phase ambiguity in clocking signals
US20070127930A1 (en) * 2005-12-06 2007-06-07 Applied Materials, Inc. Skew correction system eliminating phase ambiguity by using reference multiplication
US7509516B2 (en) * 2005-12-06 2009-03-24 Applied Materials, Inc. AC technique for eliminating phase ambiguity in clocking signals
US20070126490A1 (en) * 2005-12-06 2007-06-07 Applied Materials, Inc. Patent Counsel, Legal Affairs Dept. Average time extraction circuit for eliminating clock skew
US7500155B2 (en) 2005-12-06 2009-03-03 Applied Materials, Inc. Average time extraction circuit for eliminating clock skew
US20070127922A1 (en) * 2005-12-06 2007-06-07 Applied Materials, Inc. Eliminating clock skew by using bidirectional signaling
US20070127921A1 (en) * 2005-12-06 2007-06-07 Applied Materials, Inc. Average time extraction by multiplication
US7437590B2 (en) * 2006-02-22 2008-10-14 Analog Devices, Inc. Spread-spectrum clocking
US20070201596A1 (en) * 2006-02-28 2007-08-30 Flowers John P Clock synchronization using early clock
US20070238434A1 (en) * 2006-03-30 2007-10-11 Nasser Kurd Clock modulation circuits with time averaging
DE102006024960B4 (de) * 2006-05-29 2013-01-31 Qimonda Ag Signalverzögerungsschleife und Verfahren zum Einrasten einer Signalverzögerungsschleife
US7535278B1 (en) 2007-03-13 2009-05-19 Xilinx, Inc. Circuits and methods of using parallel counter controlled delay lines to generate a clock signal
US20080272817A1 (en) * 2007-05-04 2008-11-06 Niels Fricke Integrated Circuit on a Semiconductor Chip with a Phase Shift Circuit and a Method for Digital Phase Shifting
US7602224B2 (en) * 2007-05-16 2009-10-13 Hynix Semiconductor, Inc. Semiconductor device having delay locked loop and method for driving the same
US7573307B2 (en) * 2007-08-01 2009-08-11 Texas Instruments Incorporated Systems and methods for reduced area delay locked loop
KR100879781B1 (ko) * 2007-08-30 2009-01-22 주식회사 하이닉스반도체 확산-스펙트럼 클럭 발생장치
US7944261B1 (en) * 2007-12-03 2011-05-17 Xilinx, Inc. Method and apparatus for detecting clock loss
US20090186237A1 (en) 2008-01-18 2009-07-23 Rolls-Royce Corp. CMAS-Resistant Thermal Barrier Coatings
US7737742B2 (en) * 2008-02-14 2010-06-15 Qimonda Ag Delay locked loop
US8289056B2 (en) * 2008-12-03 2012-10-16 Advanced Micro Devices, Inc. Phase detector circuit for automatically detecting 270 and 540 degree phase shifts
CN101867356B (zh) * 2009-04-15 2012-07-18 瑞鼎科技股份有限公司 具有省电控制的展频时钟产生电路
US8638144B1 (en) 2009-12-30 2014-01-28 Gsi Technology, Inc. Systems and methods involving phase detection with adaptive locking/detection features
US9356611B1 (en) 2009-12-30 2016-05-31 Gsi Technology, Inc. Systems and methods involving phase detection with adaptive locking/detection features
US8106692B2 (en) * 2010-03-03 2012-01-31 Elite Semiconductor Memory Technology Inc. Method for tracking delay locked loop clock
CN101834715B (zh) * 2010-04-26 2013-06-05 华为技术有限公司 一种数据处理方法及数据处理系统以及数据处理装置
CA2806172C (en) 2010-07-23 2015-04-28 Rolls-Royce Corporation Thermal barrier coatings including cmas-resistant thermal barrier coating layers
WO2012027442A1 (en) 2010-08-27 2012-03-01 Rolls-Royce Corporation Rare earth silicate environmental barrier coatings
JP5796944B2 (ja) * 2010-10-04 2015-10-21 ラピスセミコンダクタ株式会社 表示パネル駆動装置
US20120306897A1 (en) * 2011-05-31 2012-12-06 Sandra Liu Control circuit for interlane skew
US9025714B2 (en) 2013-04-30 2015-05-05 Raytheon Company Synchronous data system and method for providing phase-aligned output data
US9312022B1 (en) 2015-01-06 2016-04-12 Micron Technology, Inc. Memory timing self-calibration
FR3044425A1 (fr) * 2015-11-30 2017-06-02 Commissariat Energie Atomique Systeme de surveillance de la distance entre deux plongeurs au sein d'une palanquee
US20190017177A1 (en) 2017-07-17 2019-01-17 Rolls-Royce Corporation Thermal barrier coatings for components in high-temperature mechanical systems
US11655543B2 (en) 2017-08-08 2023-05-23 Rolls-Royce Corporation CMAS-resistant barrier coatings
US10851656B2 (en) 2017-09-27 2020-12-01 Rolls-Royce Corporation Multilayer environmental barrier coating
US11714127B2 (en) 2018-06-12 2023-08-01 International Business Machines Corporation On-chip spread spectrum characterization
KR102534241B1 (ko) * 2018-11-05 2023-05-22 에스케이하이닉스 주식회사 위상 감지 회로, 이를 포함하는 클럭 생성 회로 및 반도체 장치
US11146307B1 (en) * 2020-04-13 2021-10-12 International Business Machines Corporation Detecting distortion in spread spectrum signals
US11693446B2 (en) 2021-10-20 2023-07-04 International Business Machines Corporation On-chip spread spectrum synchronization between spread spectrum sources

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068628A (en) * 1990-11-13 1991-11-26 Level One Communications, Inc. Digitally controlled timing recovery loop
US5465076A (en) 1991-10-04 1995-11-07 Nippondenso Co., Ltd. Programmable delay line programmable delay circuit and digital controlled oscillator
JPH05191233A (ja) 1992-01-13 1993-07-30 Toshiba Corp 遅延素子
US5631920A (en) * 1993-11-29 1997-05-20 Lexmark International, Inc. Spread spectrum clock generator
US5463337A (en) 1993-11-30 1995-10-31 At&T Corp. Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein
US5646564A (en) 1994-09-02 1997-07-08 Xilinx, Inc. Phase-locked delay loop for clock correction
JP2771464B2 (ja) 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 ディジタルｐｌｌ回路
US5796673A (en) * 1994-10-06 1998-08-18 Mosaid Technologies Incorporated Delay locked loop implementation in a synchronous dynamic random access memory
US5489864A (en) 1995-02-24 1996-02-06 Intel Corporation Delay interpolation circuitry
US5712884A (en) * 1995-03-31 1998-01-27 Samsung Electronics Co., Ltd. Data receiving method and circuit of digital communication system
US5805003A (en) 1995-11-02 1998-09-08 Cypress Semiconductor Corp. Clock frequency synthesis using delay-locked loop
US5790612A (en) * 1996-02-29 1998-08-04 Silicon Graphics, Inc. System and method to reduce jitter in digital delay-locked loops
WO1997040576A1 (en) 1996-04-25 1997-10-30 Credence Systems Corporation Frequency multiplier
US5990714A (en) 1996-12-26 1999-11-23 United Microelectronics Corporation Clock signal generating circuit using variable delay circuit
US6125157A (en) 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US6151356A (en) 1997-04-28 2000-11-21 Nortel Networks Limited Method and apparatus for phase detection in digital signals
US5963074A (en) 1997-06-18 1999-10-05 Credence Systems Corporation Programmable delay circuit having calibratable delays
JP3764560B2 (ja) * 1997-06-20 2006-04-12 株式会社ルネサステクノロジ デジタル遅延回路及びデジタルｐｌｌ回路
US6014063A (en) * 1997-08-27 2000-01-11 Quiet Solutions, Inc. Method and apparatus for reducing radiated electromagnetic emissions from harmonic frequencies for electronic equipment
KR100475316B1 (ko) * 1997-09-04 2005-03-10 실리콘 이미지, 인크.(델라웨어주 법인) 피크 주파수들에서의 감소된 전자기 간섭을 위한 다수의동기화된 신호들의 제어 가능 딜레이들
US6101197A (en) 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
JPH11110065A (ja) 1997-10-03 1999-04-23 Mitsubishi Electric Corp 内部クロック信号発生回路
JP3497710B2 (ja) 1997-11-07 2004-02-16 富士通株式会社 半導体装置
US6052011A (en) * 1997-11-10 2000-04-18 Tritech Microelectronics, Ltd. Fractional period delay circuit
JPH11177399A (ja) * 1997-12-15 1999-07-02 Mitsubishi Electric Corp クロック遅延回路およびこれを用いた発振回路、位相同期回路、クロック生成回路
CA2283945C (en) * 1998-01-20 2006-05-30 Silicon Image, Inc. Spread spectrum phase modulation for suppression of electromagnetic interference in parallel data channels
US6104223A (en) 1998-01-30 2000-08-15 Credence Systems Corporation Calibratable programmable phase shifter
JP3763673B2 (ja) * 1998-06-11 2006-04-05 富士通株式会社 Ｄｌｌ回路
US6289068B1 (en) 1998-06-22 2001-09-11 Xilinx, Inc. Delay lock loop with clock phase shifter
US6356122B2 (en) * 1998-08-05 2002-03-12 Cypress Semiconductor Corp. Clock synthesizer with programmable input-output phase relationship
US6043717A (en) 1998-09-22 2000-03-28 Intel Corporation Signal synchronization and frequency synthesis system configurable as PLL or DLL
KR100295056B1 (ko) * 1999-01-27 2001-07-12 윤종용 지연동기루프 및 방법
US6487648B1 (en) 1999-12-15 2002-11-26 Xilinx, Inc. SDRAM controller implemented in a PLD

Also Published As

Publication number Publication date
JP2002519883A (ja) 2002-07-02
EP1004168B1 (de) 2005-06-15
US7010014B1 (en) 2006-03-07
US6775342B1 (en) 2004-08-10
US6587534B2 (en) 2003-07-01
US6289068B1 (en) 2001-09-11
EP1004168A1 (de) 2000-05-31
US20010033630A1 (en) 2001-10-25
DE69925799T2 (de) 2006-05-04
WO1999067882A1 (en) 1999-12-29
JP4308436B2 (ja) 2009-08-05

Similar Documents

Publication Publication Date Title
DE69925799D1 (de) Verzögerungsregelschleife mit einem taktphasenschieber
DE69840242D1 (de) Verzögerungsschleifenschaltung zur Einstellung einer Taktverzögerung
DE69926521D1 (de) Variabler spreizband takt
DE69910674D1 (de) Verzögerungsregelschleife
DE69903841D1 (de) Schleifband mit einem nahtlosen träger
DE69936178D1 (de) Ein Schneideinsatz mit einem Spanformer
DE60013913D1 (de) Wiederverschliessbarer verschlussmechanismus mit einem reissverschluss
DE69802776T2 (de) Verzögerungselemente für einen signalgesteuerten Oszillator
DE69919657D1 (de) Mit einem Band verbundene Befestigungmittel
DE69928050D1 (de) Taktregenerator
DE59906957D1 (de) Reaktivfarbstoffe mit einem kombinationsanker
DE59808099D1 (de) Rückhalteeinrichtung mit einem sicherheitsgurt
DE69420878D1 (de) Synchrongeschalteter Taktgeber
SG77219A1 (en) Timing circuit utilizing a clock tree as a delay device
DE60121247D1 (de) Empfänger mit einem Synthesizer
FR2777096B3 (fr) Horloge
DE69902723T2 (de) Ein Schneideinsatz
GB2330736B (en) Timing recovery with minimum jitter movement
DE29720506U1 (de) Armbanduhr mit zweiteiligem Gehäuse
DE29906564U1 (de) Schmuckstück mit gefaßtem Gegenstand
DE60021031D1 (de) Parallelgreifer mit einem Synchroniermechanismus
DE29715472U1 (de) Weltzeituhr
DE60037870D1 (de) Buchstabiermodus in einem spracherkenner
FR2769293B3 (fr) Conteneur a encombrement minimum
DK199801305A (da) Legetøjsbyggesæt

Legal Events

Date Code Title Description
8364 No opposition during term of opposition