DE69808317T2 - Anordnung und verfahren zur erzeugung von lokalen steuersignalen in einem speicher - Google Patents
Anordnung und verfahren zur erzeugung von lokalen steuersignalen in einem speicherInfo
- Publication number
- DE69808317T2 DE69808317T2 DE69808317T DE69808317T DE69808317T2 DE 69808317 T2 DE69808317 T2 DE 69808317T2 DE 69808317 T DE69808317 T DE 69808317T DE 69808317 T DE69808317 T DE 69808317T DE 69808317 T2 DE69808317 T2 DE 69808317T2
- Authority
- DE
- Germany
- Prior art keywords
- memory
- local
- control signal
- control signals
- local control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
Landscapes
- Dram (AREA)
- Circuits Of Receivers In General (AREA)
- Communication Control (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Selective Calling Equipment (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/877,957 US6009501A (en) | 1997-06-18 | 1997-06-18 | Method and apparatus for local control signal generation in a memory device |
PCT/US1998/012814 WO1998058381A1 (en) | 1997-06-18 | 1998-06-18 | Method and apparatus for local control signal generation in a memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69808317D1 DE69808317D1 (de) | 2002-10-31 |
DE69808317T2 true DE69808317T2 (de) | 2003-05-22 |
Family
ID=25371088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69808317T Expired - Lifetime DE69808317T2 (de) | 1997-06-18 | 1998-06-18 | Anordnung und verfahren zur erzeugung von lokalen steuersignalen in einem speicher |
Country Status (8)
Country | Link |
---|---|
US (2) | US6009501A (de) |
EP (1) | EP1012845B1 (de) |
JP (1) | JP4374503B2 (de) |
KR (1) | KR100443607B1 (de) |
AT (1) | ATE225074T1 (de) |
AU (1) | AU7980898A (de) |
DE (1) | DE69808317T2 (de) |
WO (1) | WO1998058381A1 (de) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU9604698A (en) | 1997-10-10 | 1999-05-03 | Rambus Incorporated | Method and apparatus for two step memory write operations |
EP2105841A1 (de) * | 1997-10-10 | 2009-09-30 | Rambus Inc. | Vorrichtung und Verfahren für Pipeline-Speicherbetrieb mit Schreib-Maskierung |
US6401167B1 (en) | 1997-10-10 | 2002-06-04 | Rambus Incorporated | High performance cost optimized memory |
KR100359157B1 (ko) * | 1998-12-30 | 2003-01-24 | 주식회사 하이닉스반도체 | 라이트 명령어 레이턴시회로 및 그 제어방법 |
US6477630B2 (en) * | 1999-02-24 | 2002-11-05 | International Business Machines Corporation | Hierarchical row activation method for banking control in multi-bank DRAM |
US6111796A (en) * | 1999-03-01 | 2000-08-29 | Motorola, Inc. | Programmable delay control for sense amplifiers in a memory |
JP2001006360A (ja) * | 1999-06-22 | 2001-01-12 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
US7356656B1 (en) * | 2000-05-15 | 2008-04-08 | Taiwan Semiconductor Manufacturing Company | Skew free control of a multi-block SRAM |
US6282131B1 (en) * | 2000-09-27 | 2001-08-28 | Virage Logic Corp. | Self-timed clock circuitry in a multi-bank memory instance using a common timing synchronization node |
US6714467B2 (en) * | 2002-03-19 | 2004-03-30 | Broadcom Corporation | Block redundancy implementation in heirarchical RAM's |
US6646954B2 (en) * | 2001-02-02 | 2003-11-11 | Broadcom Corporation | Synchronous controlled, self-timed local SRAM block |
US6760243B2 (en) * | 2002-03-19 | 2004-07-06 | Broadcom Corporation | Distributed, highly configurable modular predecoding |
US6798711B2 (en) * | 2002-03-19 | 2004-09-28 | Micron Technology, Inc. | Memory with address management |
TW591388B (en) * | 2003-02-21 | 2004-06-11 | Via Tech Inc | Memory address decoding method and related apparatus by bit-pattern matching |
US7093062B2 (en) | 2003-04-10 | 2006-08-15 | Micron Technology, Inc. | Flash memory data bus for synchronous burst read page |
KR100631925B1 (ko) * | 2005-01-28 | 2006-10-04 | 삼성전자주식회사 | 반도체 메모리 장치의 테스트 회로 |
US8699277B2 (en) * | 2011-11-16 | 2014-04-15 | Qualcomm Incorporated | Memory configured to provide simultaneous read/write access to multiple banks |
US10217494B2 (en) * | 2017-06-28 | 2019-02-26 | Apple Inc. | Global bit line pre-charging and data latching in multi-banked memories using a delayed reset latch |
US11127443B2 (en) * | 2020-01-08 | 2021-09-21 | Micron Technology, Inc. | Timing chains for accessing memory cells |
KR102532566B1 (ko) | 2021-11-23 | 2023-05-15 | 주식회사 자연 | 추진장약포 텐타처리 시스템 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1987000674A2 (en) * | 1985-07-12 | 1987-01-29 | Anamartic Limited | Wafer-scale integrated circuit memory |
US5202857A (en) * | 1990-11-07 | 1993-04-13 | Emc Corporation | System for generating memory timing and reducing memory access time |
US5159572A (en) * | 1990-12-24 | 1992-10-27 | Motorola, Inc. | DRAM architecture having distributed address decoding and timing control |
US5323360A (en) * | 1993-05-03 | 1994-06-21 | Motorola Inc. | Localized ATD summation for a memory |
US5406517A (en) * | 1993-08-23 | 1995-04-11 | Advanced Micro Devices, Inc. | Distributed negative gate power supply |
US6175901B1 (en) * | 1994-04-15 | 2001-01-16 | Micron Technology, Inc. | Method for initializing and reprogramming a control operation feature of a memory device |
US5598376A (en) * | 1994-12-23 | 1997-01-28 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
US5636173A (en) * | 1995-06-07 | 1997-06-03 | Micron Technology, Inc. | Auto-precharge during bank selection |
KR0170723B1 (ko) * | 1995-12-29 | 1999-03-30 | 김광호 | 단일 ras 신호에 의해 동시 동작이 가능한 이중 뱅크를 갖는 반도체 메모리 장치 |
JPH09288614A (ja) * | 1996-04-22 | 1997-11-04 | Mitsubishi Electric Corp | 半導体集積回路装置、半導体記憶装置およびそのための制御回路 |
DE69724327T2 (de) * | 1996-05-17 | 2004-06-17 | Hyundai Electronics America Inc., San Jose | Leistungsreduzierung während eines Blockschreibens |
JP3725270B2 (ja) * | 1996-12-13 | 2005-12-07 | 富士通株式会社 | 半導体装置 |
US5987576A (en) * | 1997-02-27 | 1999-11-16 | Hewlett-Packard Company | Method and apparatus for generating and distributing clock signals with minimal skew |
US5870350A (en) * | 1997-05-21 | 1999-02-09 | International Business Machines Corporation | High performance, high bandwidth memory bus architecture utilizing SDRAMs |
US5825711A (en) * | 1997-06-13 | 1998-10-20 | Micron Technology, Inc. | Method and system for storing and processing multiple memory addresses |
US6032220A (en) | 1997-07-18 | 2000-02-29 | Micron Technology, Inc. | Memory device with dual timing and signal latching control |
-
1997
- 1997-06-18 US US08/877,957 patent/US6009501A/en not_active Expired - Lifetime
-
1998
- 1998-06-18 AT AT98930411T patent/ATE225074T1/de not_active IP Right Cessation
- 1998-06-18 JP JP50485899A patent/JP4374503B2/ja not_active Expired - Fee Related
- 1998-06-18 KR KR10-1999-7012025A patent/KR100443607B1/ko not_active IP Right Cessation
- 1998-06-18 DE DE69808317T patent/DE69808317T2/de not_active Expired - Lifetime
- 1998-06-18 WO PCT/US1998/012814 patent/WO1998058381A1/en active IP Right Grant
- 1998-06-18 EP EP98930411A patent/EP1012845B1/de not_active Expired - Lifetime
- 1998-06-18 AU AU79808/98A patent/AU7980898A/en not_active Abandoned
-
1999
- 1999-11-22 US US09/444,108 patent/US6321316B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2002506554A (ja) | 2002-02-26 |
KR100443607B1 (ko) | 2004-08-09 |
EP1012845B1 (de) | 2002-09-25 |
ATE225074T1 (de) | 2002-10-15 |
KR20010013997A (ko) | 2001-02-26 |
DE69808317D1 (de) | 2002-10-31 |
US6009501A (en) | 1999-12-28 |
JP4374503B2 (ja) | 2009-12-02 |
WO1998058381A1 (en) | 1998-12-23 |
EP1012845A1 (de) | 2000-06-28 |
AU7980898A (en) | 1999-01-04 |
US6321316B1 (en) | 2001-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69808317D1 (de) | Anordnung und verfahren zur erzeugung von lokalen steuersignalen in einem speicher | |
DE3587461D1 (de) | Schaltung zum modifizieren von daten in einem anzeigespeicher. | |
ES8506925A1 (es) | Una instalacion de memoria para equipos electronicos de tratamiento de datos. | |
WO2004040453A3 (en) | Method and apparatus for grouping pages within a block | |
KR900008436A (ko) | 디지탈 오디오 신호 발생 장치 및 데이타 처리 장치 | |
DE69627751T2 (de) | Verfahren und System zur Zuordnung von Speicherplätzen an Texturabbildungsdaten | |
DE68916818D1 (de) | Zur internen Erzeugung eines Schreibsignals fähige Halbleiterspeicheranordnung. | |
KR970003207A (ko) | 반도체 메모리 장치의 클럭 발생 장치 | |
NO974970D0 (no) | Fremgangsmåte til behandling av seismiske data for å tilveiebringe forplantningstidskurven | |
ATE7970T1 (de) | Vorrichtung und verfahren zum zusammensetzen von klaengen. | |
DE3664964D1 (en) | Function generator for a nuclear magnetic resonance system | |
KR970705758A (ko) | 시험 패턴 발생기(test pattern generator) | |
JPS57100688A (en) | Dynamic memory circuit system | |
ES486146A1 (es) | Un dispositivo sintetizador polifonico de senales periodicas | |
ATE190427T1 (de) | Festspeicher und verfahren zur ansteuerung desselben | |
DE69625810D1 (de) | Generator für verzögerungsangepasste takt- und datensignale | |
DE59610672D1 (de) | Verfahren und Anordnung zum Konvertieren von Speicheradressen in Speicheransteuersignale | |
DE68918839T2 (de) | Steuergerät für einen pipeline-adressenprüfbit-stapelspeicher. | |
KR0167304B1 (ko) | 음원발생기 | |
JPS6477096A (en) | Digital effect apparatus | |
SU1531156A1 (ru) | Программатор | |
JPS6448175A (en) | Address control method for picture memory | |
JPS56105400A (en) | Simultaneous execution method for icrom write in and test | |
KR970050111A (ko) | 음향합성을 위한 포락선 데이터 처리 모델링 방법 | |
KR960042290A (ko) | 컴퓨터의 입/출력 컴피그레이션 셋팅시스템 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |