DE69733047D1 - Getrennte Setz-/Rücksetzwege für zeitkritische Signale - Google Patents

Getrennte Setz-/Rücksetzwege für zeitkritische Signale

Info

Publication number
DE69733047D1
DE69733047D1 DE69733047T DE69733047T DE69733047D1 DE 69733047 D1 DE69733047 D1 DE 69733047D1 DE 69733047 T DE69733047 T DE 69733047T DE 69733047 T DE69733047 T DE 69733047T DE 69733047 D1 DE69733047 D1 DE 69733047D1
Authority
DE
Germany
Prior art keywords
time
separate set
critical signals
reset paths
paths
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69733047T
Other languages
English (en)
Other versions
DE69733047T2 (de
Inventor
Robert J Proebsting
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Publication of DE69733047D1 publication Critical patent/DE69733047D1/de
Application granted granted Critical
Publication of DE69733047T2 publication Critical patent/DE69733047T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
  • Dc Digital Transmission (AREA)
DE69733047T 1996-07-29 1997-07-24 Getrennte Setz-/Rücksetzwege für zeitkritische Signale Expired - Lifetime DE69733047T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US2329496P 1996-07-29 1996-07-29
US23294P 1996-07-29
US885145 1997-06-30
US08/885,145 US5926050A (en) 1996-07-29 1997-06-30 Separate set/reset paths for time critical signals

Publications (2)

Publication Number Publication Date
DE69733047D1 true DE69733047D1 (de) 2005-05-25
DE69733047T2 DE69733047T2 (de) 2006-03-02

Family

ID=26696943

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69733047T Expired - Lifetime DE69733047T2 (de) 1996-07-29 1997-07-24 Getrennte Setz-/Rücksetzwege für zeitkritische Signale

Country Status (6)

Country Link
US (1) US5926050A (de)
EP (1) EP0822663B1 (de)
KR (1) KR100487097B1 (de)
CN (1) CN1134107C (de)
DE (1) DE69733047T2 (de)
TW (1) TW373368B (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2781940B1 (fr) * 1998-07-31 2000-10-06 St Microelectronics Sa Amplificateur dont la sortance varie en fonction du temps
US6154045A (en) * 1998-12-22 2000-11-28 Intel Corporation Method and apparatus for reducing signal transmission delay using skewed gates
US6577152B1 (en) * 1999-05-28 2003-06-10 International Business Machines Corporation Noise suppression circuit for suppressing above-ground noises
US6552589B1 (en) * 1999-10-21 2003-04-22 International Business Machines Corporation Method and apparatus for process independent clock signal distribution
US6339347B1 (en) 2000-03-30 2002-01-15 Intel Corporation Method and apparatus for ratioed logic structure that uses zero or negative threshold voltage
US6668357B2 (en) * 2001-06-29 2003-12-23 Fujitsu Limited Cold clock power reduction
US6630851B2 (en) * 2001-06-29 2003-10-07 Fujitsu Limited Low latency clock distribution
KR100422947B1 (ko) * 2001-11-22 2004-03-16 주식회사 하이닉스반도체 버스트 리드 데이터의 출력방법 및 출력장치
WO2003067273A1 (fr) * 2002-02-06 2003-08-14 Fujitsu Limited Procede de diagnostic de tolerance de gigue, et dispositif correspondant
US7053680B2 (en) * 2002-06-12 2006-05-30 Fujitsu Limited Complement reset buffer
US6577176B1 (en) * 2002-06-12 2003-06-10 Fujitsu Limited Complement reset latch
WO2004054106A1 (ja) * 2002-12-09 2004-06-24 Fujitsu Limited 高速伝送回路
JP4683833B2 (ja) 2003-10-31 2011-05-18 株式会社半導体エネルギー研究所 機能回路及びその設計方法
US7635992B1 (en) 2004-06-08 2009-12-22 Robert Paul Masleid Configurable tapered delay chain with multiple sizes of delay elements
US7304503B2 (en) * 2004-06-08 2007-12-04 Transmeta Corporation Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability
US7656212B1 (en) 2004-06-08 2010-02-02 Robert Paul Masleid Configurable delay chain with switching control for tail delay elements
US7142018B2 (en) 2004-06-08 2006-11-28 Transmeta Corporation Circuits and methods for detecting and assisting wire transitions
US7498846B1 (en) 2004-06-08 2009-03-03 Transmeta Corporation Power efficient multiplexer
US7405597B1 (en) 2005-06-30 2008-07-29 Transmeta Corporation Advanced repeater with duty cycle adjustment
US7173455B2 (en) 2004-06-08 2007-02-06 Transmeta Corporation Repeater circuit having different operating and reset voltage ranges, and methods thereof
US7336103B1 (en) * 2004-06-08 2008-02-26 Transmeta Corporation Stacked inverter delay chain
US7071747B1 (en) * 2004-06-15 2006-07-04 Transmeta Corporation Inverting zipper repeater circuit
DE102004054546B4 (de) * 2004-11-11 2011-06-22 Qimonda AG, 81739 Treiberschaltung
US7199616B2 (en) * 2004-11-29 2007-04-03 Exar Corporation Method and apparatus to generate break before make signals for high speed TTL driver
US7592842B2 (en) * 2004-12-23 2009-09-22 Robert Paul Masleid Configurable delay chain with stacked inverter delay elements
US7710153B1 (en) 2006-06-30 2010-05-04 Masleid Robert P Cross point switch
US20080061829A1 (en) * 2006-08-24 2008-03-13 Sony Computer Entertainment Inc. Methods and apparatus for reducing duty cycle distortion in a multiple-stage inverter
TWI353114B (en) * 2008-09-22 2011-11-21 Inventec Corp Clock pin setting circuit and clock driven circuit
US8970274B2 (en) * 2012-06-08 2015-03-03 Mediatek Singapore Pte. Ltd. Pulse latches
KR20180050947A (ko) * 2016-11-07 2018-05-16 삼성전자주식회사 대표 파형 제공 장치 및 방법

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4599528A (en) * 1983-01-17 1986-07-08 Commodore Business Machines Inc. Self booting logical or circuit
JPS60154553A (ja) * 1984-01-23 1985-08-14 Nec Corp 相補型ｍｏｓ集積回路の駆動方法
KR920006438B1 (ko) * 1985-04-22 1992-08-06 엘 에스 아이 로직 코포레이션 슬루 레이트(slew rate)가 제어되는 고속 CMOS 버퍼
US4985643A (en) * 1988-06-24 1991-01-15 National Semiconductor Corporation Speed enhancement technique for CMOS circuits
JPH088264B2 (ja) * 1988-06-30 1996-01-29 株式会社東芝 半導体集積回路
JPH0270120A (ja) * 1988-09-05 1990-03-09 Nec Corp 出力回路
JP2674228B2 (ja) * 1989-07-31 1997-11-12 日本電気株式会社 出力バッファ回路
JP2728533B2 (ja) * 1990-01-19 1998-03-18 富士通株式会社 半導体装置
JP2697222B2 (ja) * 1990-01-23 1998-01-14 松下電器産業株式会社 Ｃｍｏｓバッファ回路
JPH03250813A (ja) * 1990-02-28 1991-11-08 Hitachi Ltd 出力回路
US5061864A (en) * 1990-06-18 1991-10-29 National Semiconductor Corporation Monophase logic
US5247212A (en) * 1991-01-31 1993-09-21 Thunderbird Technologies, Inc. Complementary logic input parallel (clip) logic circuit family
CA2071264C (en) * 1991-06-18 1999-11-30 Perry W. Lou Regulated delay line
JP2567172B2 (ja) * 1992-01-09 1996-12-25 株式会社東芝 半導体回路の出力段に配置される出力回路
KR950001434B1 (ko) * 1992-07-03 1995-02-24 현대전자산업주식회사 디지틀 신호의 엣지 검출 및 펄스 발생회로
US5274277A (en) * 1992-09-01 1993-12-28 Intel Corporation High speed "OR" circuit configuration
US5430399A (en) * 1993-04-19 1995-07-04 Sun Microsystems, Inc. Reset logic circuit and method
JPH06326583A (ja) * 1993-05-12 1994-11-25 Mitsubishi Electric Corp 信号線対の電位シフト方法およびその回路
US5519344A (en) * 1994-06-30 1996-05-21 Proebsting; Robert J. Fast propagation technique in CMOS integrated circuits
JPH08130459A (ja) * 1994-10-31 1996-05-21 Nkk Corp 半導体出力回路

Also Published As

Publication number Publication date
CN1187071A (zh) 1998-07-08
KR980011424A (ko) 1998-04-30
US5926050A (en) 1999-07-20
EP0822663A2 (de) 1998-02-04
EP0822663B1 (de) 2005-04-20
EP0822663A3 (de) 1999-04-14
TW373368B (en) 1999-11-01
CN1134107C (zh) 2004-01-07
KR100487097B1 (ko) 2005-08-25
DE69733047T2 (de) 2006-03-02

Similar Documents

Publication Publication Date Title
DE69733047D1 (de) Getrennte Setz-/Rücksetzwege für zeitkritische Signale
ID29449A (id) Sistem pengukuran tingkatan
DE69937674D1 (de) Programmeempfangsgerät
DE69818631D1 (de) Verstärkungsanordnung für digitale signale
ID19418A (id) Penghambat metaloprotease spirosiklik
DE69841213D1 (de) Folgeschätzung für phasenstetig modulierte Signale
DE29814432U1 (de) Trennwandanordnung
DE69823736D1 (de) Interferenzunterdrückung für HF-Signale
DE1039709T1 (de) Empfänger
DE69934206D1 (de) Übertragungssystem für multiplex signale
LU90020B1 (fr) Groupe de réfrigération
DE69938388D1 (de) Empfänger
DE69731133D1 (de) Übertragungssystem für korrelierte Signale
DE29721922U1 (de) Korbanlage für Basketball
DE69909813D1 (de) Ablenkvorrichtung für schrägseile
DE59904423D1 (de) Kombinationsinstrument
ID23257A (id) Sistem antioksidan
DE69728814T2 (de) Digitaler Demodulator für phasenmodulierte Signale
DE69729929D1 (de) Bedingte Wiederherstellung für Ausführungseinheit
DE29823317U1 (de) Multiligatorset für Endoskope
DE69838138D1 (de) Empfänger
DE29604299U1 (de) Wasserspeicher
ATA123896A (de) Wasserspeicher
DE29716187U1 (de) Verbinder für Trennwandelemente
DE29807554U1 (de) Gefache

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: MAGNACHIP SEMICONDUCTOR, LTD., CHEONGJU, KR

8327 Change in the person/name/address of the patent owner

Owner name: HYNIX SEMICONDUCTOR INC., ICHON, KYONGGI, KR

8364 No opposition during term of opposition