DE69416734D1 - Logikgatter bestehend aus Halbleitertransistoren - Google Patents
Logikgatter bestehend aus HalbleitertransistorenInfo
- Publication number
- DE69416734D1 DE69416734D1 DE69416734T DE69416734T DE69416734D1 DE 69416734 D1 DE69416734 D1 DE 69416734D1 DE 69416734 T DE69416734 T DE 69416734T DE 69416734 T DE69416734 T DE 69416734T DE 69416734 D1 DE69416734 D1 DE 69416734D1
- Authority
- DE
- Germany
- Prior art keywords
- logic gate
- semiconductor transistors
- gate consisting
- transistors
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5160544A JPH0774619A (ja) | 1993-06-30 | 1993-06-30 | 論理ゲート回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69416734D1 true DE69416734D1 (de) | 1999-04-08 |
DE69416734T2 DE69416734T2 (de) | 1999-07-01 |
Family
ID=15717285
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69416734T Expired - Fee Related DE69416734T2 (de) | 1993-06-30 | 1994-06-27 | Logikgatter bestehend aus Halbleitertransistoren |
Country Status (5)
Country | Link |
---|---|
US (1) | US5726591A (de) |
EP (1) | EP0632596B1 (de) |
JP (1) | JPH0774619A (de) |
KR (1) | KR0154172B1 (de) |
DE (1) | DE69416734T2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000134085A (ja) * | 1998-09-16 | 2000-05-12 | Microchip Technol Inc | 低電力デジタル入力回路 |
JP5088034B2 (ja) * | 2006-08-14 | 2012-12-05 | ソニー株式会社 | 物質の検出等に有用な核酸鎖とその方法 |
JP5015029B2 (ja) | 2007-03-09 | 2012-08-29 | パナソニック株式会社 | 昇圧回路に用いられる電流制御回路 |
JP5511975B2 (ja) * | 2009-11-24 | 2014-06-04 | エプコス アクチエンゲゼルシャフト | 低電流の論理およびドライバ回路 |
US10234887B2 (en) * | 2012-12-26 | 2019-03-19 | Allegro Microsystems, Llc | Output driver having reduced electromagnetic susceptibility and associated methods |
CN117981225A (zh) * | 2021-09-13 | 2024-05-03 | 尼洛有限公司 | 泄漏容忍逻辑门的实现 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4716311A (en) * | 1985-04-25 | 1987-12-29 | Triquint | Direct coupled FET logic with super buffer output stage |
US4810969A (en) * | 1987-06-23 | 1989-03-07 | Honeywell Inc. | High speed logic circuit having feedback to prevent current in the output stage |
JPH025618A (ja) * | 1988-06-23 | 1990-01-10 | Fujitsu Ltd | 論理回路 |
US4935647A (en) * | 1988-10-19 | 1990-06-19 | Vitesse Semiconductor Corporation | Group III - V semiconductor devices with improved switching speeds |
JP2538011B2 (ja) * | 1988-12-08 | 1996-09-25 | 沖電気工業株式会社 | 駆動回路 |
KR900012436A (ko) * | 1989-01-25 | 1990-08-04 | 미다 가쓰시게 | 논리 회로 |
JPH02209011A (ja) * | 1989-02-09 | 1990-08-20 | Agency Of Ind Science & Technol | GaAs半導体回路 |
US5107144A (en) * | 1989-03-03 | 1992-04-21 | Nec Corporation | Integrated circuit having field effect transistors |
US5182473A (en) * | 1990-07-31 | 1993-01-26 | Cray Research, Inc. | Emitter emitter logic (EEL) and emitter collector dotted logic (ECDL) families |
US5343091A (en) * | 1992-01-31 | 1994-08-30 | Kabushiki Kaisha Toshiba | Semiconductor logic integrated circuit having improved noise margin over DCFL circuits |
-
1993
- 1993-06-30 JP JP5160544A patent/JPH0774619A/ja not_active Withdrawn
-
1994
- 1994-06-27 DE DE69416734T patent/DE69416734T2/de not_active Expired - Fee Related
- 1994-06-27 EP EP94304651A patent/EP0632596B1/de not_active Expired - Lifetime
- 1994-06-30 KR KR1019940015594A patent/KR0154172B1/ko not_active IP Right Cessation
-
1996
- 1996-02-22 US US08/605,715 patent/US5726591A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR0154172B1 (ko) | 1998-12-15 |
EP0632596A3 (de) | 1996-03-20 |
EP0632596A2 (de) | 1995-01-04 |
DE69416734T2 (de) | 1999-07-01 |
EP0632596B1 (de) | 1999-03-03 |
US5726591A (en) | 1998-03-10 |
KR950001992A (ko) | 1995-01-04 |
JPH0774619A (ja) | 1995-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69330542D1 (de) | Halbleitertransistor | |
DE69228278T2 (de) | MOS-Feldeffekttransistor | |
DE69600911T2 (de) | Isolierte Gate-Transistor-Ansteuerschaltung | |
DE69213702T2 (de) | Feldeffekttransistor | |
KR970004021A (ko) | 반도체 기억장치 및 반도체 집적회로장치 | |
DE69430513T2 (de) | Harzvergossenes Halbleiterbauteil und dessen Herstellungsverfahren | |
DE69404500D1 (de) | Hochspannungs-MOS-Transistor mit ausgedehntem Drain | |
DE69325673T2 (de) | Feldeffekttransistor | |
DE69416734D1 (de) | Logikgatter bestehend aus Halbleitertransistoren | |
KR890007435A (ko) | 쇼트키이(Schottky)게이트 전계효과트랜지스터 | |
DE69616908T2 (de) | Halbleiterspeicheranordnung mit segmentierter Dekodierschaltung mit NMOS-Transistoren | |
DE69428649D1 (de) | LSI-Toranordnung | |
DE68925092D1 (de) | MOS-Feldeffekttransistor | |
DE69223738D1 (de) | MOS-Gate-kontrollierter Thyristor | |
DE69033265T2 (de) | Integrierte Halbleiterschaltung mit P- und N-Kanal-MOS-Transistoren | |
GB2332982B (en) | CMOS logic gate having buried channel NMOS transistor for semiconductor devices and fabrication method of the same | |
DE69318686D1 (de) | Komplementärer Feldeffekt-Transistor | |
DE69030074T2 (de) | Supraleitender Gatter-Feld-Effekt-Transistor | |
DE69127040D1 (de) | Integrierte Halbleiterschaltung aus P-Kanal MOS-Transistoren mit verschiedenen Schwellenspannungen | |
DE59407501D1 (de) | Quasiteilchen-injektionstransistor | |
CS295288A1 (en) | Schottky transistor transistor logic gate field layout | |
IT8947593A0 (it) | Circuito integrato comprendente transistor ad effetto di campo logici e di potenza | |
KR920015878U (ko) | 와이어드 앤드 로직 게이트 회로 | |
KR950015641U (ko) | 반도체 장치 제조시 포토마스크 | |
DE59208648D1 (de) | P-kanal-transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |