DE69220177D1 - Halbleiterspeicheranordnung - Google Patents
HalbleiterspeicheranordnungInfo
- Publication number
- DE69220177D1 DE69220177D1 DE69220177T DE69220177T DE69220177D1 DE 69220177 D1 DE69220177 D1 DE 69220177D1 DE 69220177 T DE69220177 T DE 69220177T DE 69220177 T DE69220177 T DE 69220177T DE 69220177 D1 DE69220177 D1 DE 69220177D1
- Authority
- DE
- Germany
- Prior art keywords
- memory device
- semiconductor memory
- semiconductor
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP28896091 | 1991-11-05 | ||
JP29136292A JP3267699B2 (ja) | 1991-11-05 | 1992-10-29 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69220177D1 true DE69220177D1 (de) | 1997-07-10 |
DE69220177T2 DE69220177T2 (de) | 1997-09-18 |
Family
ID=26557402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69220177T Expired - Fee Related DE69220177T2 (de) | 1991-11-05 | 1992-11-04 | Halbleiterspeicheranordnung |
Country Status (5)
Country | Link |
---|---|
US (1) | US5258639A (de) |
EP (1) | EP0541360B1 (de) |
JP (1) | JP3267699B2 (de) |
KR (1) | KR950010760B1 (de) |
DE (1) | DE69220177T2 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3004177B2 (ja) * | 1993-09-16 | 2000-01-31 | 株式会社東芝 | 半導体集積回路装置 |
-
1992
- 1992-10-29 JP JP29136292A patent/JP3267699B2/ja not_active Expired - Fee Related
- 1992-11-04 US US07/971,131 patent/US5258639A/en not_active Expired - Lifetime
- 1992-11-04 EP EP92310116A patent/EP0541360B1/de not_active Expired - Lifetime
- 1992-11-04 DE DE69220177T patent/DE69220177T2/de not_active Expired - Fee Related
- 1992-11-05 KR KR1019920020653A patent/KR950010760B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950010760B1 (ko) | 1995-09-22 |
JP3267699B2 (ja) | 2002-03-18 |
US5258639A (en) | 1993-11-02 |
EP0541360A3 (en) | 1993-11-03 |
JPH05210973A (ja) | 1993-08-20 |
EP0541360B1 (de) | 1997-06-04 |
EP0541360A2 (de) | 1993-05-12 |
DE69220177T2 (de) | 1997-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69230810D1 (de) | Halbleiterspeicheranordnung | |
DE69224315T2 (de) | Halbleiterspeichervorrichtung | |
DE69233305D1 (de) | Halbleiterspeichervorrichtung | |
DE69123666D1 (de) | Halbleiterspeicheranordnung | |
DE69121801D1 (de) | Halbleiterspeicheranordnung | |
DE69123379D1 (de) | Halbleiterspeichervorrichtung | |
DE69220101D1 (de) | Halbleiterspeichereinrichtung | |
DE69219518T2 (de) | Halbleiterspeicheranordnung | |
DE69222793D1 (de) | Halbleiterspeicheranordnung | |
DE69223333D1 (de) | Halbleiterspeicheranordnung | |
DE69225298T2 (de) | Halbleiterspeichervorrichtung | |
DE69123294T2 (de) | Halbleiterspeicheranordnung | |
DE69215555D1 (de) | Halbleiterspeicheranordnung | |
DE69122293D1 (de) | Halbleiterspeicheranordnung | |
DE69222333D1 (de) | Halbleiterspeicheranordnung | |
DE69121804D1 (de) | Halbleiterspeicheranordnung | |
DE69119141T2 (de) | Halbleiterspeicheranordnung | |
DE69119252D1 (de) | Halbleiterspeicheranordnung | |
DE69122909T2 (de) | Halbleiterspeicheranordnung | |
DE69227792D1 (de) | Halbleiter-Speicheranordnung | |
DE69121366D1 (de) | Halbleiterspeicheranordnung | |
DE69229067D1 (de) | Halbleiterspeicheranordnung | |
DE69220177D1 (de) | Halbleiterspeicheranordnung | |
KR930005795U (ko) | 반도체 메모리장치 | |
DE69122192T2 (de) | Halbleiterspeichereinrichtung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |