DE69129739T2 - Speicherschaltung - Google Patents

Speicherschaltung

Info

Publication number
DE69129739T2
DE69129739T2 DE69129739T DE69129739T DE69129739T2 DE 69129739 T2 DE69129739 T2 DE 69129739T2 DE 69129739 T DE69129739 T DE 69129739T DE 69129739 T DE69129739 T DE 69129739T DE 69129739 T2 DE69129739 T2 DE 69129739T2
Authority
DE
Germany
Prior art keywords
circuit
address
data
signal
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69129739T
Other languages
German (de)
English (en)
Other versions
DE69129739D1 (de
Inventor
Kiuchi Tokyo 108-01 Toyoo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69129739D1 publication Critical patent/DE69129739D1/de
Publication of DE69129739T2 publication Critical patent/DE69129739T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Information Transfer Systems (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
  • Static Random-Access Memory (AREA)
DE69129739T 1990-12-28 1991-12-30 Speicherschaltung Expired - Fee Related DE69129739T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP41752290A JP3191302B2 (ja) 1990-12-28 1990-12-28 メモリ回路

Publications (2)

Publication Number Publication Date
DE69129739D1 DE69129739D1 (de) 1998-08-13
DE69129739T2 true DE69129739T2 (de) 1999-03-11

Family

ID=18525613

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129739T Expired - Fee Related DE69129739T2 (de) 1990-12-28 1991-12-30 Speicherschaltung

Country Status (4)

Country Link
US (1) US5488712A (enExample)
EP (1) EP0493138B1 (enExample)
JP (1) JP3191302B2 (enExample)
DE (1) DE69129739T2 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410670A (en) * 1993-06-02 1995-04-25 Microunity Systems Engineering, Inc. Accessing system that reduces access times due to transmission delays and I/O access circuitry in a burst mode random access memory
US5696990A (en) * 1995-05-15 1997-12-09 Nvidia Corporation Method and apparatus for providing improved flow control for input/output operations in a computer system having a FIFO circuit and an overflow storage area
US5790813A (en) * 1996-01-05 1998-08-04 Unisys Corporation Pre-arbitration system allowing look-around and bypass for significant operations
US5838631A (en) 1996-04-19 1998-11-17 Integrated Device Technology, Inc. Fully synchronous pipelined ram
US6567903B1 (en) 1996-08-23 2003-05-20 Emc Corporation Data storage system having master/slave addressable memories
US6115320A (en) 1998-02-23 2000-09-05 Integrated Device Technology, Inc. Separate byte control on fully synchronous pipelined SRAM
US7069406B2 (en) * 1999-07-02 2006-06-27 Integrated Device Technology, Inc. Double data rate synchronous SRAM with 100% bus utilization
JP4749689B2 (ja) * 2004-08-31 2011-08-17 三洋電機株式会社 メモリ制御回路及びメモリ制御方法
US20150095551A1 (en) * 2013-09-30 2015-04-02 Micron Technology, Inc. Volatile memory architecutre in non-volatile memory devices and related controllers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59136859A (ja) * 1983-01-27 1984-08-06 Nec Corp バツフア制御装置
JPS62126440A (ja) * 1985-11-27 1987-06-08 Nec Corp 情報処理装置
JP3255908B2 (ja) * 1988-06-30 2002-02-12 エルジー・セミコン・カンパニー・リミテッド メモリー制御ユニット
US4882709A (en) * 1988-08-25 1989-11-21 Integrated Device Technology, Inc. Conditional write RAM
JP2976429B2 (ja) * 1988-10-20 1999-11-10 日本電気株式会社 アドレス制御回路
US5093809A (en) * 1989-04-21 1992-03-03 Siemens Aktiengesellschaft Static memory having pipeline registers

Also Published As

Publication number Publication date
JPH04279945A (ja) 1992-10-06
EP0493138A3 (enExample) 1994-02-09
JP3191302B2 (ja) 2001-07-23
EP0493138B1 (en) 1998-07-08
US5488712A (en) 1996-01-30
EP0493138A2 (en) 1992-07-01
DE69129739D1 (de) 1998-08-13

Similar Documents

Publication Publication Date Title
DE69428634T2 (de) Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems
DE69033309T2 (de) Takterzeugungsschaltung
DE69120586T2 (de) Rechnersystem mit synchronem Bus
DE69733407T2 (de) Schnittstelle zur datenübertragung zwischen zwei taktbereichen
DE2703578C2 (de) Videodatenspeicher
DE3779688T2 (de) Taktschaltung fuer datenprozessor.
DE3784050T2 (de) Ein paralleler datenprozessor.
DE3687787T2 (de) Speicherzugriff-steuerungsschaltung.
DE60002571T2 (de) Elastische schnittstelleanornung und verfahren dafür
DE69217801T2 (de) Anzeigevorrichtung mit verringerter Schieberegister-Arbeitsfrequenz
DE19941196A1 (de) Zweikanal-FIFO mit synchronisierten Lese- und Schreibzeigern
DE19854730A1 (de) LCD-Quellentreiber
DE4317926C2 (de) Speichervorrichtung mit Testfunktion
DE3872988T2 (de) Abfuehlschaltung fuer adressenumschaltungen.
DE19813743A1 (de) Taktschiebeschaltungsvorrichtung und Synchron-Halbleiterspeichervorrichtung, die dieselbe verwendet
DE69129739T2 (de) Speicherschaltung
DE10061805B4 (de) Flashspeicher mit Burstmodus
DE69619679T2 (de) Eine integrierte schaltung mit freigabesteuerschaltung
WO1998025200A1 (de) Ansteuerung von zwei monitoren mit anzeigedatenübertragung via fifo-puffer
DE19738893A1 (de) Schaltsignalgenerator und diesen verwendendes, synchrones SRAM
DE68916945T2 (de) Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten.
DE3788783T2 (de) Multiplexer für Taktsignale.
DE3314139C2 (enExample)
DE69224559T2 (de) Halbleiterspeicher
DE69801671T2 (de) Verfahren und vorrichtung zur rückgewinnung von zeitverschobenen daten auf einem parallelen bus

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee