DE69428634T2 - Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems - Google Patents

Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems

Info

Publication number
DE69428634T2
DE69428634T2 DE69428634T DE69428634T DE69428634T2 DE 69428634 T2 DE69428634 T2 DE 69428634T2 DE 69428634 T DE69428634 T DE 69428634T DE 69428634 T DE69428634 T DE 69428634T DE 69428634 T2 DE69428634 T2 DE 69428634T2
Authority
DE
Germany
Prior art keywords
extending
data processing
processing time
assembly line
microcomputer system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69428634T
Other languages
English (en)
Other versions
DE69428634D1 (de
Inventor
Kazumasa Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69428634D1 publication Critical patent/DE69428634D1/de
Publication of DE69428634T2 publication Critical patent/DE69428634T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
DE69428634T 1993-07-02 1994-07-04 Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems Expired - Lifetime DE69428634T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16370693A JP3159345B2 (ja) 1993-07-02 1993-07-02 パイプライン演算処理装置

Publications (2)

Publication Number Publication Date
DE69428634D1 DE69428634D1 (de) 2001-11-22
DE69428634T2 true DE69428634T2 (de) 2002-08-01

Family

ID=15779087

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69428634T Expired - Lifetime DE69428634T2 (de) 1993-07-02 1994-07-04 Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems

Country Status (4)

Country Link
US (2) US5579525A (de)
EP (2) EP1111501A3 (de)
JP (1) JP3159345B2 (de)
DE (1) DE69428634T2 (de)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3159345B2 (ja) * 1993-07-02 2001-04-23 日本電気株式会社 パイプライン演算処理装置
JP3439033B2 (ja) * 1996-07-08 2003-08-25 株式会社日立製作所 割り込み制御装置及びプロセッサ
US6459738B1 (en) * 2000-01-28 2002-10-01 Njr Corporation Method and apparatus for bitstream decoding
JP3593490B2 (ja) * 2000-03-28 2004-11-24 株式会社東芝 データ処理装置
US7024509B2 (en) * 2000-08-31 2006-04-04 Hewlett-Packard Development Company, L.P. Passive release avoidance technique
US6721835B1 (en) * 2000-09-19 2004-04-13 Intel Corporation Method and apparatus for minimizing bus contention for I/O controller read operations
US7653710B2 (en) 2002-06-25 2010-01-26 Qst Holdings, Llc. Hardware task manager
US20040133745A1 (en) 2002-10-28 2004-07-08 Quicksilver Technology, Inc. Adaptable datapath for a digital processing system
US6836839B2 (en) 2001-03-22 2004-12-28 Quicksilver Technology, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US7962716B2 (en) 2001-03-22 2011-06-14 Qst Holdings, Inc. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements
US7752419B1 (en) 2001-03-22 2010-07-06 Qst Holdings, Llc Method and system for managing hardware resources to implement system functions using an adaptive computing architecture
US6577678B2 (en) 2001-05-08 2003-06-10 Quicksilver Technology Method and system for reconfigurable channel coding
JP3853188B2 (ja) * 2001-10-04 2006-12-06 Ｎｅｃエレクトロニクス株式会社 非同期バスインターフェイス装置
US7046635B2 (en) 2001-11-28 2006-05-16 Quicksilver Technology, Inc. System for authorizing functionality in adaptable hardware devices
US8412915B2 (en) 2001-11-30 2013-04-02 Altera Corporation Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements
US6986021B2 (en) 2001-11-30 2006-01-10 Quick Silver Technology, Inc. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements
US7215701B2 (en) 2001-12-12 2007-05-08 Sharad Sambhwani Low I/O bandwidth method and system for implementing detection and identification of scrambling codes
US7403981B2 (en) * 2002-01-04 2008-07-22 Quicksilver Technology, Inc. Apparatus and method for adaptive multimedia reception and transmission in communication environments
US7328414B1 (en) 2003-05-13 2008-02-05 Qst Holdings, Llc Method and system for creating and programming an adaptive computing engine
US7660984B1 (en) 2003-05-13 2010-02-09 Quicksilver Technology Method and system for achieving individualized protected space in an operating system
US8108656B2 (en) 2002-08-29 2012-01-31 Qst Holdings, Llc Task definition for specifying resource requirements
US7937591B1 (en) 2002-10-25 2011-05-03 Qst Holdings, Llc Method and system for providing a device which can be adapted on an ongoing basis
US8276135B2 (en) 2002-11-07 2012-09-25 Qst Holdings Llc Profiling of software and circuit designs utilizing data operation analyses
US7225301B2 (en) 2002-11-22 2007-05-29 Quicksilver Technologies External memory controller node
US7609297B2 (en) * 2003-06-25 2009-10-27 Qst Holdings, Inc. Configurable hardware based digital imaging apparatus
US7421521B2 (en) * 2004-04-05 2008-09-02 Intel Corporation System, method and device for real time control of processor
WO2011091323A1 (en) 2010-01-21 2011-07-28 Qst Holdings, Llc A method and apparatus for a general-purpose, multiple-core system for implementing stream-based computations
US8791728B2 (en) 2011-10-18 2014-07-29 International Business Machines Corporation High frequency CMOS programmable divider with large divide ratio
US8525561B2 (en) 2011-10-18 2013-09-03 International Business Machines Corporation Phase lock loop having high frequency CMOS programmable divider with large divide ratio
US11256657B2 (en) * 2019-03-26 2022-02-22 Intel Corporation System, apparatus and method for adaptive interconnect routing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5843042A (ja) * 1981-09-08 1983-03-12 Fujitsu Ltd 先行制御方式
JPS6247746A (ja) * 1985-08-27 1987-03-02 Fujitsu Ltd 割り込み制御方式
DE3782819D1 (de) * 1987-06-02 1993-01-07 Itt Ind Gmbh Deutsche Steuerprozessor.
JPS648446A (en) * 1987-06-30 1989-01-12 Nec Corp Information processor
US5222240A (en) * 1990-02-14 1993-06-22 Intel Corporation Method and apparatus for delaying writing back the results of instructions to a processor
US5416911A (en) * 1993-02-02 1995-05-16 International Business Machines Corporation Performance enhancement for load multiple register instruction
JP3159345B2 (ja) * 1993-07-02 2001-04-23 日本電気株式会社 パイプライン演算処理装置

Also Published As

Publication number Publication date
EP1111501A2 (de) 2001-06-27
JP3159345B2 (ja) 2001-04-23
US5579525A (en) 1996-11-26
JPH0721022A (ja) 1995-01-24
US5694613A (en) 1997-12-02
EP0632370B1 (de) 2001-10-17
EP1111501A3 (de) 2002-02-13
EP0632370A1 (de) 1995-01-04
DE69428634D1 (de) 2001-11-22

Similar Documents

Publication Publication Date Title
DE69428634D1 (de) Hardware-Anordnung und Verfahren zur Ausdehnung der Datenverarbeitungszeit in den Fliessbandstufen eines Mikrorechnersystems
DE68914206T2 (de) Verfahren und System zur Verbesserung eines digitalisierten Bildes.
DE69318734D1 (de) System und verfahren zur injektion von zellulose
DE69405408D1 (de) Objektorientiertes system und verfahren zur hardwarekonfiguration
DE69426003T2 (de) Verfahren und Vorrichtung zur Kathodenzerstäubung
DE69130329D1 (de) System und verfahren zur codierung eines zeilensprunghalbbildes
DE69424744D1 (de) Verfahren und System zur Verwaltung von Komponentenverbindungen
DE69432746D1 (de) Ereignisverarbeitungssystem und Verfahren zur Herstellen eines solchen Systems
DE69427322T2 (de) Verfahren und System zur Identitätsprüfung eines Sprechers
DE69422176D1 (de) Verfahren und system zur verfolgung von verbindungen zwischen objekten
DE69031491D1 (de) Hypertextdatenverarbeitungssystem und Verfahren
DE69516374T2 (de) Datenverarbeitungssystem und Verfahren dafür
DE69316639D1 (de) System und verfahren zur schnittstellenbildung fur transaktion-verarbeitungssystem
DE69427826D1 (de) Verfahren und system zur reinigung von bohrlöchern
DE69423251D1 (de) Verfahren und Vorrichtung zur Datensicherung
DE69011535T2 (de) Verfahren und anordnung zur isolierung von signalen in echtzeit.
DE69430572T2 (de) System und verfahren zur parametrischen geometrischen modellierung
DE69416719T2 (de) Verfahren zur Programmierung eines Aufzeichnungsgeräts und Programmiergerät
DE69424344D1 (de) Verfahren und System eines numerischen Prozessors
DE69303011D1 (de) Anordnung und verfahren zur rückstellung eines microprozessorsystems.
DE69326705T2 (de) Verfahren und Anordnung zur Feststellung der Befehlsablauffolge in einem Datenverarbeitungssystem
DE69432045T2 (de) Vorrichtung und Verfahren zur Datenverarbeitung
DE69327924D1 (de) Verfahren zur automatischen Initialisierung eines Mikroprozessorsystems und entsprechendes System
DE69503347T2 (de) System und Verfahren zur Befestigung von Leitungen
DE59408462D1 (de) Vorrichtung und Verfahren zur Datenverarbeitung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition