DE68916945T2 - Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten. - Google Patents

Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten.

Info

Publication number
DE68916945T2
DE68916945T2 DE68916945T DE68916945T DE68916945T2 DE 68916945 T2 DE68916945 T2 DE 68916945T2 DE 68916945 T DE68916945 T DE 68916945T DE 68916945 T DE68916945 T DE 68916945T DE 68916945 T2 DE68916945 T2 DE 68916945T2
Authority
DE
Germany
Prior art keywords
different speeds
data transfers
synchronization circuit
devices operating
operating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68916945T
Other languages
English (en)
Other versions
DE68916945D1 (de
Inventor
Pierre Huon
Rene Glaise
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE68916945D1 publication Critical patent/DE68916945D1/de
Application granted granted Critical
Publication of DE68916945T2 publication Critical patent/DE68916945T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/06—Indexing scheme relating to groups G06F5/06 - G06F5/16
    • G06F2205/063—Dynamically variable buffer size
DE68916945T 1989-04-28 1989-04-28 Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten. Expired - Fee Related DE68916945T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP89480072A EP0394599B1 (de) 1989-04-28 1989-04-28 Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten

Publications (2)

Publication Number Publication Date
DE68916945D1 DE68916945D1 (de) 1994-08-25
DE68916945T2 true DE68916945T2 (de) 1995-03-16

Family

ID=8203060

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68916945T Expired - Fee Related DE68916945T2 (de) 1989-04-28 1989-04-28 Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten.

Country Status (4)

Country Link
US (1) US5761735A (de)
EP (1) EP0394599B1 (de)
JP (1) JPH0622008B2 (de)
DE (1) DE68916945T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07210445A (ja) * 1994-01-20 1995-08-11 Mitsubishi Electric Corp 半導体記憶装置およびコンピュータ
JP3490131B2 (ja) * 1994-01-21 2004-01-26 株式会社ルネサステクノロジ データ転送制御方法、データプロセッサ及びデータ処理システム
SE503914C2 (sv) * 1995-01-27 1996-09-30 Ericsson Telefon Ab L M Dataöverföringssystem
US5905766A (en) * 1996-03-29 1999-05-18 Fore Systems, Inc. Synchronizer, method and system for transferring data
FR2749682B1 (fr) * 1996-06-10 1998-07-10 Bull Sa Circuit pour transborder des donnees entre memoires distantes et calculateur comprenant un tel circuit
US6195759B1 (en) * 1997-10-20 2001-02-27 Intel Corporation Method and apparatus for operating a synchronous strobe bus
US6453373B1 (en) * 1999-12-30 2002-09-17 Intel Corporation Method and apparatus for differential strobing
US6647499B1 (en) * 2000-01-26 2003-11-11 International Business Machines Corporation System for powering down a disk storage device to an idle state upon trnsfer to an intermediate storage location accessible by system processor
US7333516B1 (en) * 2000-07-20 2008-02-19 Silicon Graphics, Inc. Interface for synchronous data transfer between domains clocked at different frequencies
DE60022186T2 (de) * 2000-08-17 2006-06-08 Texas Instruments Inc., Dallas Unterhaltung einer entfernten Warteschlange unter Benutzung von zwei Zählern in der Verschiebesteuerung mit Hubs und Ports
US6696854B2 (en) * 2001-09-17 2004-02-24 Broadcom Corporation Methods and circuitry for implementing first-in first-out structure
US7430167B2 (en) * 2003-09-18 2008-09-30 International Business Machines Corporation Method and system to enable an adaptive load balancing in a parallel packet switch
WO2006035479A1 (ja) 2004-09-27 2006-04-06 Fujitsu Limited 送信装置、受信装置、伝送システム、伝送方法
JP5050837B2 (ja) * 2007-12-21 2012-10-17 株式会社Ｊｖｃケンウッド 通信システム、移動局装置、及び通信方法
EP3217240A1 (de) * 2016-03-07 2017-09-13 Aldebaran Robotics Datenkommunikationsbus für einen roboter

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4040026A (en) * 1974-05-08 1977-08-02 Francois Gernelle Channel for exchanging information between a computer and rapid peripheral units
US4193123A (en) * 1978-03-20 1980-03-11 Bell Telephone Laboratories, Incorporated Fault detection in data rate conversion systems using a first-in, first-out buffer
US4463443A (en) * 1979-07-24 1984-07-31 The United States Of America As Represented By The Secretary Of The Air Force Data buffer apparatus between subsystems which operate at differing or varying data rates
US4288860A (en) * 1979-08-02 1981-09-08 Sperry Corporation Dynamic storage synchronizer using variable oscillator and FIFO buffer
US4322844A (en) * 1979-09-20 1982-03-30 International Telephone And Telegraph Corporation Transmitter-receiver synchronizer
US4344132A (en) * 1979-12-14 1982-08-10 International Business Machines Corporation Serial storage interface apparatus for coupling a serial storage mechanism to a data processor input/output bus
US4423482A (en) * 1981-06-01 1983-12-27 Sperry Corporation FIFO Register with independent clocking means
US4860193A (en) * 1986-05-22 1989-08-22 International Business Machines Corporation System for efficiently transferring data between a high speed channel and a low speed I/O device
JPS63156236A (ja) * 1986-12-19 1988-06-29 Toshiba Corp レジスタ装置
US4965794A (en) * 1987-10-05 1990-10-23 Dallas Semiconductor Corporation Telecommunications FIFO
FR2623349A1 (fr) * 1987-11-18 1989-05-19 Alcatel Thomson Faisceaux Dispositif de retard d'au moins un train de donnees binaires a haut debit

Also Published As

Publication number Publication date
DE68916945D1 (de) 1994-08-25
JPH0622008B2 (ja) 1994-03-23
US5761735A (en) 1998-06-02
EP0394599A1 (de) 1990-10-31
EP0394599B1 (de) 1994-07-20
JPH03206543A (ja) 1991-09-09

Similar Documents

Publication Publication Date Title
DE69022122T2 (de) Frequenzsteuerschaltung für VCO.
DE3853135D1 (de) Übergang zwischen zwei Streifenleitungen.
DE68918156T2 (de) Flache Kühlungsstruktur für integrierte Schaltung.
NO901079D0 (no) Cellulosederivater som kan tverrbinde.
DE69016850T2 (de) Lade-Entladeschaltung.
DE68916945T2 (de) Synchronisierschaltung für Datenüberträge zwischen zwei mit unterschiedlicher Geschwindigkeit arbeitenden Geräten.
DE69023541T2 (de) Kontaktstruktur für integrierte Halbleiterschaltung.
DE69008963T2 (de) Elektronisches Schaltungssubstrat.
DE69008500D1 (de) Halterung für integrierte Schaltung.
DE68915797T2 (de) Baugruppe für datenverarbeitenden Schaltkreis.
DE69003835D1 (de) Schmierverfahren für Kühlvorrichtungen.
DE69030678D1 (de) Datenübertragungsbetrieb zwischen zwei asynchronen Bussen
DE59008557D1 (de) Schaltungsanordnung für Anzeigevorrichtung.
DE68909666T2 (de) Koppelpunktschaltungselement zwischen zwei Daten-Sammelleitungen.
DE69005151D1 (de) Steckverbinder für integrierte Schaltungseinheiten.
DE3586121D1 (de) Hochgeschwindigkeitsdatenuebertragung zwischen zwei datenverarbeitungsanlagen.
DE59009276D1 (de) Kühlvorrichtung für elektrische Schaltungsanordnungen.
DE3851283T2 (de) Schaltvorrichtung für Hochfrequenzsignale.
DE69017508T2 (de) Steckverbinder für Mikrostreifen-Leitung.
DE59004654D1 (de) Stellungsgeber für eine schlagwettergeschützte, elektrische Steckverbindung.
DE68912976T2 (de) Allpasstyp-Schaltung für ultrahohe Frequenzen.
DE69103736T2 (de) Gelenkvorrichtung zwischen zwei Hebeln.
DE68924220D1 (de) Bandsynchronisierungsgerät für Bandwiedergabegerät.
DE69013967D1 (de) Ueberführungsapparat für Faden.
IT8622735A0 (it) Complesso circuitale per il controllo della trasmissione disegnali.!

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee