DE69129004D1 - Sequenzielle logischen Schaltkreis mit Haltezustandschaltungen - Google Patents

Sequenzielle logischen Schaltkreis mit Haltezustandschaltungen

Info

Publication number
DE69129004D1
DE69129004D1 DE69129004T DE69129004T DE69129004D1 DE 69129004 D1 DE69129004 D1 DE 69129004D1 DE 69129004 T DE69129004 T DE 69129004T DE 69129004 T DE69129004 T DE 69129004T DE 69129004 D1 DE69129004 D1 DE 69129004D1
Authority
DE
Germany
Prior art keywords
logic circuit
hold state
sequential logic
state circuits
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69129004T
Other languages
English (en)
Other versions
DE69129004T2 (de
Inventor
Motomu Takatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69129004D1 publication Critical patent/DE69129004D1/de
Publication of DE69129004T2 publication Critical patent/DE69129004T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/36—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of semiconductors, not otherwise provided for
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/07—Programme control other than numerical control, i.e. in sequence controllers or logic controllers where the programme is defined in the fixed connection of electrical elements, e.g. potentiometers, counters, transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/212—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using bipolar transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Automation & Control Theory (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Shift Register Type Memory (AREA)
DE69129004T 1990-11-28 1991-11-19 Sequenzielle logischen Schaltkreis mit Haltezustandschaltungen Expired - Lifetime DE69129004T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2327077A JPH04195999A (ja) 1990-11-28 1990-11-28 順序論理回路

Publications (2)

Publication Number Publication Date
DE69129004D1 true DE69129004D1 (de) 1998-04-09
DE69129004T2 DE69129004T2 (de) 1998-10-08

Family

ID=18195034

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129004T Expired - Lifetime DE69129004T2 (de) 1990-11-28 1991-11-19 Sequenzielle logischen Schaltkreis mit Haltezustandschaltungen

Country Status (4)

Country Link
US (1) US5426682A (de)
EP (1) EP0488034B1 (de)
JP (1) JPH04195999A (de)
DE (1) DE69129004T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2753586B1 (fr) * 1996-09-18 1998-11-20 Sgs Thomson Microelectronics Circuit tampon de sortie de signaux logiques
JPH11272353A (ja) * 1998-03-19 1999-10-08 Toshiba Corp クロック供給回路及びデータ転送回路
JP2003152530A (ja) * 2001-11-13 2003-05-23 Mitsubishi Electric Corp 分周回路
US6995589B2 (en) * 2003-06-13 2006-02-07 Via Technologies Inc. Frequency divider for RF transceiver
JP4666456B2 (ja) * 2004-09-16 2011-04-06 富士通セミコンダクター株式会社 多相クロック生成回路
JP2010191849A (ja) * 2009-02-20 2010-09-02 Renesas Electronics Corp 状態保持回路及び状態保持方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4939302B1 (de) * 1968-10-15 1974-10-24
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
JPS56129431A (en) * 1980-03-17 1981-10-09 Nec Corp Frequency dividing circuit for odd number
EP0225698B1 (de) * 1985-10-12 1990-08-01 Fujitsu Limited Logische Schaltung
JP2688366B2 (ja) * 1989-03-20 1997-12-10 富士通株式会社 論理回路

Also Published As

Publication number Publication date
US5426682A (en) 1995-06-20
EP0488034A3 (en) 1993-11-18
EP0488034A2 (de) 1992-06-03
JPH04195999A (ja) 1992-07-15
DE69129004T2 (de) 1998-10-08
EP0488034B1 (de) 1998-03-04

Similar Documents

Publication Publication Date Title
DE69327670D1 (de) Integrierte Schaltungen mit programmierbaren logischen Feldern
DE69231612D1 (de) Integrierte Schaltung mit programmierbarem Ausgang
DE69411292D1 (de) Programmierbare logische Schaltung
DE69031067D1 (de) Supraleitende logische Schaltung mit Hystereseverhalten
DE69125052D1 (de) Halbleiterspeichervorrichtung mit Redundanzschaltung
DE4291224T1 (de) BiCMOS-Logik-Verknüpfungsschaltung
DE69326284D1 (de) Halbleiteranordnung mit anschlusswählender Schaltung
DE69217524D1 (de) Testschaltung, vorgesehen in digitalen logischen Schaltungen
DE69133327D1 (de) Programmierbare logische Schaltung
DE68928396D1 (de) CMOS-integrierte Schaltung mit modifizierter Isolation
DE69306131D1 (de) Komplementäre logische Schaltung
DE69118220D1 (de) Halbleiterspeicher mit eingebauter Prüfschaltung
DE69128500D1 (de) Emittergekoppelte logische Schaltung
DE69124925D1 (de) Mehrfachpegellogische Eingangsschaltung
DE69114547D1 (de) Sequentielle Logikschaltungsvorrichtung.
DE69124935D1 (de) Sequentielle logische Schaltung mit Zustandshalteschaltungen
DE3853615D1 (de) Integrierte Halbleiterschaltung mit mehreren Taktschaltkreisen.
DE69324020D1 (de) Halbleiterspeicher mit redundanter Schaltung
DE69129004D1 (de) Sequenzielle logischen Schaltkreis mit Haltezustandschaltungen
DE69416374D1 (de) Integrierte Logikschaltung mit Abtastpfad
DE69124981D1 (de) Bistabile integrierte Halbleiterschaltung
DE69123167D1 (de) Bi-MOS-integrierte logische Schaltung
DE69126832D1 (de) BiCMOS logische Schaltung
DE69219270D1 (de) Integrierte Schaltung mit aufgeladenem Knoten
DE4326136B4 (de) Integrierte Schaltung mit Ausgangspufferschaltkreisen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition