DE68913481D1 - Wafer-Positionierungsmechanismus für gekerbte Wafer. - Google Patents

Wafer-Positionierungsmechanismus für gekerbte Wafer.

Info

Publication number
DE68913481D1
DE68913481D1 DE89123662T DE68913481T DE68913481D1 DE 68913481 D1 DE68913481 D1 DE 68913481D1 DE 89123662 T DE89123662 T DE 89123662T DE 68913481 T DE68913481 T DE 68913481T DE 68913481 D1 DE68913481 D1 DE 68913481D1
Authority
DE
Germany
Prior art keywords
positioning mechanism
wafer positioning
notched wafers
notched
wafers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE89123662T
Other languages
English (en)
Other versions
DE68913481T2 (de
Inventor
Kazuo C O Fujitsu Limi Shimane
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE68913481D1 publication Critical patent/DE68913481D1/de
Application granted granted Critical
Publication of DE68913481T2 publication Critical patent/DE68913481T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S414/00—Material or article handling
    • Y10S414/135—Associated with semiconductor wafer handling
    • Y10S414/136—Associated with semiconductor wafer handling including wafer orienting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Jigs For Machine Tools (AREA)
DE68913481T 1988-12-29 1989-12-21 Wafer-Positionierungsmechanismus für gekerbte Wafer. Expired - Fee Related DE68913481T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63331141A JPH02178947A (ja) 1988-12-29 1988-12-29 半導体ウェーハのノッチ合わせ機構

Publications (2)

Publication Number Publication Date
DE68913481D1 true DE68913481D1 (de) 1994-04-07
DE68913481T2 DE68913481T2 (de) 1994-06-01

Family

ID=18240330

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68913481T Expired - Fee Related DE68913481T2 (de) 1988-12-29 1989-12-21 Wafer-Positionierungsmechanismus für gekerbte Wafer.

Country Status (5)

Country Link
US (1) US5028200A (de)
EP (1) EP0376160B1 (de)
JP (1) JPH02178947A (de)
KR (1) KR930004631B1 (de)
DE (1) DE68913481T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5383759A (en) * 1993-08-20 1995-01-24 Lin; Gaille Low particle wafer automatic flat aligner
US6003185A (en) * 1994-07-15 1999-12-21 Ontrak Systems, Inc. Hesitation free roller
US5614914A (en) * 1994-09-06 1997-03-25 Interdigital Technology Corporation Wireless telephone distribution system with time and space diversity transmission for determining receiver location
US5862560A (en) * 1996-08-29 1999-01-26 Ontrak Systems, Inc. Roller with treading and system including the same
JP3439607B2 (ja) * 1996-09-04 2003-08-25 東京エレクトロン株式会社 ノッチ整列装置
US5853284A (en) * 1996-09-24 1998-12-29 Kaijo Corporation Notched wafer aligning apparatus
DE19729714C2 (de) * 1997-07-11 2002-11-07 Brooks Automation Gmbh Vorrichtung und Verfahren zur Orientierung von kreisförmigen Substraten
FR2778496B1 (fr) 1998-05-05 2002-04-19 Recif Sa Procede et dispositif de changement de position d'une plaque de semi-conducteur
JP3610426B2 (ja) * 1998-06-04 2005-01-12 東京エレクトロン株式会社 基板姿勢制御装置
US6270307B1 (en) * 1999-01-25 2001-08-07 Chartered Semiconductor Manufacturing Company Method for aligning wafers in a cassette
JP4109371B2 (ja) * 1999-01-28 2008-07-02 Ｓｕｍｃｏ Ｔｅｃｈｘｉｖ株式会社 半導体ウェハ
GB2380602B (en) * 2001-05-19 2005-03-02 Wentworth Lab Ltd Wafer alignment device
CH713466B1 (de) * 2001-07-12 2018-08-15 Murata Machinery Ltd Vorrichtung und Verfahren zum harmonisierten Positionieren von Waferscheiben.
FR2835337B1 (fr) 2002-01-29 2004-08-20 Recif Sa Procede et dispositif d'identification de caracteres inscrits sur une plaque de semi-conducteur comportant au moins une marque d'orientation
US20060066333A1 (en) * 2004-09-30 2006-03-30 Jian-Huei Feng System and method for aligning wafers
JP4780142B2 (ja) * 2008-05-22 2011-09-28 信越半導体株式会社 ウェーハの製造方法
SG11201507155TA (en) * 2013-03-15 2015-10-29 Applied Materials Inc Substrate position aligner
US10133186B2 (en) * 2016-10-20 2018-11-20 Mapper Lithography Ip B.V. Method and apparatus for aligning substrates on a substrate support unit
JP7353711B2 (ja) * 2019-08-14 2023-10-02 株式会社ディスコ ウェーハ搬送装置
JP2022072520A (ja) * 2020-10-30 2022-05-17 株式会社ディスコ ノッチ検出方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2609942A (en) * 1949-06-06 1952-09-09 Northwest Nut Growers Feeding, positioning, and orienting mechanism
SU446921A1 (ru) * 1973-02-20 1974-10-15 Предприятие П/Я Р-6495 Устройство дл транспортировани и ориентировани круглых подложек
US3820647A (en) * 1973-09-14 1974-06-28 Texas Instruments Inc Slice pre aligner
JPS5666036A (en) * 1979-11-05 1981-06-04 Canon Inc Wafer positioner
US4311427A (en) * 1979-12-21 1982-01-19 Varian Associates, Inc. Wafer transfer system
US4662811A (en) * 1983-07-25 1987-05-05 Hayden Thomas J Method and apparatus for orienting semiconductor wafers
US4887904A (en) * 1985-08-23 1989-12-19 Canon Kabushiki Kaisha Device for positioning a semi-conductor wafer
JPS62219535A (ja) * 1986-03-19 1987-09-26 Fujitsu Ltd ウエ−ハの位置合わせ方法
US4892455A (en) * 1987-05-21 1990-01-09 Hine Derek L Wafer alignment and transport mechanism
US4813840A (en) * 1987-08-11 1989-03-21 Applied Materials, Inc. Method of aligning wafers and device therefor

Also Published As

Publication number Publication date
EP0376160B1 (de) 1994-03-02
EP0376160A2 (de) 1990-07-04
US5028200A (en) 1991-07-02
KR900010960A (ko) 1990-07-11
JPH02178947A (ja) 1990-07-11
EP0376160A3 (de) 1991-04-17
DE68913481T2 (de) 1994-06-01
JPH0573346B2 (de) 1993-10-14
KR930004631B1 (ko) 1993-06-02

Similar Documents

Publication Publication Date Title
DE68914479D1 (de) Randbelichtungsverfahren für Halbleiterscheiben.
DE68913481D1 (de) Wafer-Positionierungsmechanismus für gekerbte Wafer.
DE3750589D1 (de) Verpackung für Halbleiterelemente.
DE69023541D1 (de) Kontaktstruktur für integrierte Halbleiterschaltung.
DE69219535D1 (de) Behälter für Halbleiter-Wafer
DE69015670D1 (de) Herstellungsmethode für Halbleitermembranen.
DE68918156D1 (de) Flache Kühlungsstruktur für integrierte Schaltung.
DE3855424D1 (de) Haltevorrichtung für Substratscheiben
DE3883873D1 (de) Trägerelement für Halbleiterapparat.
DE68909364D1 (de) Sitzpositionierungsmechanismus.
DE3481694D1 (de) Positioniermechanismus.
DE3773761D1 (de) Umladevorrichtung fuer wafer.
DE3888880D1 (de) Träger für einen Halbleiterapparat.
DE69011233D1 (de) Einbrennstruktur für TAB-montierte Chips.
DE69013310D1 (de) Gehäuse für Leistungshalbleiterbauelemente.
DE3853764D1 (de) Zwischenschaltungssystem für integrierte Halbleiterschaltungen.
DE3750558D1 (de) Transfersystem für Halbleiterscheiben.
DE69032077D1 (de) Fotoresist für nahes U.V.
DE68924048D1 (de) Belichtungsmaske für ein Halbleiterplättchen und Belichtungsverfahren.
DE3751087D1 (de) Selbstjustierender Rücklauf für einen Schrittmotor.
DE68914794D1 (de) Lichtempfindliche Halbleitervorrichtung.
DE3787357D1 (de) Steuerschaltung für Halbleiterspeicher.
FI853395A0 (fi) Monoklonala antikroppar som blockerar gram-negativ bakterieendotoxin.
DE3883188D1 (de) Duennfilm-halbleiteranordung.
DE69400142D1 (de) Trägerkassette für Siliziumscheiben

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee