DE68908318T2 - Halbleiterspeicher mit Serieneingang/Serienausgang. - Google Patents
Halbleiterspeicher mit Serieneingang/Serienausgang.Info
- Publication number
- DE68908318T2 DE68908318T2 DE89309391T DE68908318T DE68908318T2 DE 68908318 T2 DE68908318 T2 DE 68908318T2 DE 89309391 T DE89309391 T DE 89309391T DE 68908318 T DE68908318 T DE 68908318T DE 68908318 T2 DE68908318 T2 DE 68908318T2
- Authority
- DE
- Germany
- Prior art keywords
- serial
- semiconductor memory
- output
- input
- serial input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63235695A JPH0283891A (ja) | 1988-09-20 | 1988-09-20 | 半導体メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
DE68908318D1 DE68908318D1 (de) | 1993-09-16 |
DE68908318T2 true DE68908318T2 (de) | 1993-12-09 |
Family
ID=16989852
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE89309391T Expired - Lifetime DE68908318T2 (de) | 1988-09-20 | 1989-09-15 | Halbleiterspeicher mit Serieneingang/Serienausgang. |
Country Status (5)
Country | Link |
---|---|
US (1) | US5018110A (de) |
EP (1) | EP0361743B1 (de) |
JP (1) | JPH0283891A (de) |
KR (1) | KR920010817B1 (de) |
DE (1) | DE68908318T2 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
US5208775A (en) * | 1990-09-07 | 1993-05-04 | Samsung Electronics Co., Ltd. | Dual-port memory device |
JP2564046B2 (ja) * | 1991-02-13 | 1996-12-18 | 株式会社東芝 | 半導体記憶装置 |
JP2999845B2 (ja) * | 1991-04-25 | 2000-01-17 | 沖電気工業株式会社 | シリアルアクセスメモリの倍速コントロール方式 |
JP2554816B2 (ja) * | 1992-02-20 | 1996-11-20 | 株式会社東芝 | 半導体記憶装置 |
JP2740097B2 (ja) * | 1992-03-19 | 1998-04-15 | 株式会社東芝 | クロック同期型半導体記憶装置およびそのアクセス方法 |
US5321665A (en) * | 1992-06-29 | 1994-06-14 | Texas Instruments Incorporated | Dual-port memory having a serial register accessing arrangement with pulsed decoding |
US5274591A (en) * | 1992-08-13 | 1993-12-28 | Micron Technology, Inc. | Serial clock noise immunity in a semiconductor memory integrated circuit having a serial port |
US5311478A (en) * | 1992-08-18 | 1994-05-10 | Micron Technology, Inc. | Integrated circuit memory with asymmetric row access topology |
KR0141665B1 (ko) * | 1994-03-31 | 1998-07-15 | 김광호 | 비디오램 및 시리얼데이타 출력방법 |
JP4540137B2 (ja) * | 1998-07-24 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | 同期型半導体記憶装置 |
US6845461B1 (en) * | 2001-11-20 | 2005-01-18 | Silicon Image, Inc. | High-speed bus with embedded clock signals |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4322635A (en) * | 1979-11-23 | 1982-03-30 | Texas Instruments Incorporated | High speed serial shift register for MOS integrated circuit |
US4412313A (en) * | 1981-01-19 | 1983-10-25 | Bell Telephone Laboratories, Incorporated | Random access memory system having high-speed serial data paths |
US4688197A (en) * | 1983-12-30 | 1987-08-18 | Texas Instruments Incorporated | Control of data access to memory for improved video system |
JPH0787037B2 (ja) * | 1984-03-02 | 1995-09-20 | 沖電気工業株式会社 | 半導体メモリ回路のデータ書込方法 |
US4740923A (en) * | 1985-11-19 | 1988-04-26 | Hitachi, Ltd | Memory circuit and method of controlling the same |
JPS634493A (ja) * | 1986-06-24 | 1988-01-09 | Mitsubishi Electric Corp | デユアルポ−トメモリ |
JPS639096A (ja) * | 1986-06-30 | 1988-01-14 | Toshiba Corp | 半導体メモリ |
JPS6376192A (ja) * | 1986-09-19 | 1988-04-06 | Fujitsu Ltd | 半導体記憶装置 |
-
1988
- 1988-09-20 JP JP63235695A patent/JPH0283891A/ja active Pending
-
1989
- 1989-09-14 US US07/407,091 patent/US5018110A/en not_active Expired - Lifetime
- 1989-09-15 DE DE89309391T patent/DE68908318T2/de not_active Expired - Lifetime
- 1989-09-15 EP EP89309391A patent/EP0361743B1/de not_active Expired - Lifetime
- 1989-09-18 KR KR8913370A patent/KR920010817B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE68908318D1 (de) | 1993-09-16 |
JPH0283891A (ja) | 1990-03-23 |
EP0361743A1 (de) | 1990-04-04 |
KR900005454A (ko) | 1990-04-14 |
US5018110A (en) | 1991-05-21 |
KR920010817B1 (en) | 1992-12-17 |
EP0361743B1 (de) | 1993-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68911044T2 (de) | Halbleiterspeicher. | |
DE68912277T2 (de) | Ausgangspufferschaltung. | |
DE68920243D1 (de) | Halbleiter-Speicherschaltung. | |
DE68919404D1 (de) | Halbleiterspeicher mit Serieneingang/Serienausgang. | |
DE3778760D1 (de) | Kopierer mit selektiver ausgabe. | |
DE68918193T2 (de) | Halbleiterspeicher. | |
DE3584241D1 (de) | Halbleiterspeicheranordnung mit einer seriellen dateneingangs und -ausgangsschaltung. | |
DE68910413D1 (de) | Ausgangsschaltung. | |
DE68923899D1 (de) | Halbleiterspeicher. | |
DE68915351D1 (de) | Ausgangschaltung. | |
DE68908318D1 (de) | Halbleiterspeicher mit serieneingang/serienausgang. | |
DE68923668D1 (de) | Ausgabegerät. | |
DE68915018D1 (de) | Halbleiterspeicherschaltung. | |
DE3784600T2 (de) | Halbleiterspeicher mit schreibfunktion. | |
DE68923778D1 (de) | Halbleitermodul. | |
DE68914073T2 (de) | Integrierte Speicherschaltung mit parallelem und seriellem Ein- und Ausgang. | |
ATE115495T1 (de) | Ausgabeanordnung. | |
DE68914583D1 (de) | Integrierte Schaltung mit Ausgangsschaltung. | |
DE68924688D1 (de) | Ausgangsvorrichtung. | |
DE68910327D1 (de) | Halbleiteranordnung. | |
DE68908455T2 (de) | Ausgabekontrolleinrichtung. | |
DE68915625D1 (de) | Halbleiterspeicher mit verbesserten Abfühlverstärkern. | |
DE69020787T2 (de) | Integrierte Halbleiterschaltung mit verbesserter Eingangs-/Ausgangsstruktur. | |
DE68914543D1 (de) | Halbleiter-Logikschaltung. | |
DE68914068T2 (de) | Halbleiterspeicher. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |