DE602004008768T2 - Verfahren, apparat und programmspeicher zum erzeugen des status eines host-bus-adapters - Google Patents
Verfahren, apparat und programmspeicher zum erzeugen des status eines host-bus-adapters Download PDFInfo
- Publication number
- DE602004008768T2 DE602004008768T2 DE602004008768T DE602004008768T DE602004008768T2 DE 602004008768 T2 DE602004008768 T2 DE 602004008768T2 DE 602004008768 T DE602004008768 T DE 602004008768T DE 602004008768 T DE602004008768 T DE 602004008768T DE 602004008768 T2 DE602004008768 T2 DE 602004008768T2
- Authority
- DE
- Germany
- Prior art keywords
- host
- bus adapter
- status
- data
- host bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Computer And Data Communications (AREA)
- Bus Control (AREA)
- Information Transfer Between Computers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/437,554 US7085859B2 (en) | 2003-05-14 | 2003-05-14 | Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected |
| US437554 | 2003-05-14 | ||
| PCT/GB2004/001910 WO2004102405A2 (en) | 2003-05-14 | 2004-05-04 | Method, apparatus and program storage device for providing status from a host bus adapter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE602004008768D1 DE602004008768D1 (de) | 2007-10-18 |
| DE602004008768T2 true DE602004008768T2 (de) | 2008-06-12 |
Family
ID=33417398
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE602004008768T Expired - Lifetime DE602004008768T2 (de) | 2003-05-14 | 2004-05-04 | Verfahren, apparat und programmspeicher zum erzeugen des status eines host-bus-adapters |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7085859B2 (https=) |
| EP (1) | EP1625505B1 (https=) |
| JP (1) | JP4979383B2 (https=) |
| KR (1) | KR100968314B1 (https=) |
| CN (1) | CN100390768C (https=) |
| AT (1) | ATE372553T1 (https=) |
| DE (1) | DE602004008768T2 (https=) |
| TW (1) | TWI259368B (https=) |
| WO (1) | WO2004102405A2 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7149823B2 (en) * | 2003-08-29 | 2006-12-12 | Emulex Corporation | System and method for direct memory access from host without processor intervention wherein automatic access to memory during host start up does not occur |
| US20080195896A1 (en) * | 2007-02-14 | 2008-08-14 | International Business Machines Corporation | Apparratus and method for universal programmable error detection and real time error detection |
| US8225019B2 (en) * | 2008-09-22 | 2012-07-17 | Micron Technology, Inc. | SATA mass storage device emulation on a PCIe interface |
| US9086992B1 (en) | 2012-06-08 | 2015-07-21 | Digital Ordnance Storage, Inc. | System and method for interconnecting storage elements |
| DE102014207417A1 (de) * | 2014-04-17 | 2015-10-22 | Robert Bosch Gmbh | Schnittstelleneinheit |
| US10445105B2 (en) * | 2018-01-29 | 2019-10-15 | Pixart Imaging Inc. | Scheme for automatically controlling dongle device and/or electronic device to enter waiting state of device pairing in which the dongle device and the electronic device exchange/share pairing information |
Family Cites Families (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0102434B1 (fr) * | 1982-08-30 | 1986-07-30 | International Business Machines Corporation | Dispositif pour signaler à l'unité de commande centrale d'un équipement de traitement de données, les erreurs se produisant dans les adaptateurs |
| JPH0786828B2 (ja) | 1985-05-20 | 1995-09-20 | 富士通株式会社 | 遠隔制御方式 |
| JPS61267152A (ja) * | 1985-05-22 | 1986-11-26 | Panafacom Ltd | エラ−原因表示方式 |
| US4858234A (en) * | 1987-09-04 | 1989-08-15 | Digital Equipment Corporation | Method and apparatus for error recovery in a multibus computer system |
| JP2706093B2 (ja) * | 1988-06-14 | 1998-01-28 | 富士通株式会社 | エラー処理方式 |
| JPH07104821B2 (ja) * | 1988-08-22 | 1995-11-13 | 富士通株式会社 | データ転送制御方式 |
| JP2723604B2 (ja) * | 1989-04-14 | 1998-03-09 | 日本電気株式会社 | データ処理装置 |
| JPH03139748A (ja) * | 1989-10-26 | 1991-06-13 | Nec Corp | 報告ステータスバイト切換方式 |
| JPH0827705B2 (ja) * | 1990-07-25 | 1996-03-21 | インターナショナル・ビジネス・マシーンズ・コーポレイション | アダプタ |
| US5241630A (en) | 1990-11-13 | 1993-08-31 | Compaq Computer Corp. | Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device |
| JPH0588944A (ja) * | 1991-09-30 | 1993-04-09 | Nec Corp | 情報処理システムの入出力制御監視方式 |
| US5319754A (en) * | 1991-10-03 | 1994-06-07 | Compaq Computer Corporation | Data transfer system between a computer and a host adapter using multiple arrays |
| US5297067A (en) * | 1991-10-16 | 1994-03-22 | Quantum Corporation | Electronic hot connection of disk drive module to computer peripheral bus |
| US5659690A (en) * | 1992-10-15 | 1997-08-19 | Adaptec, Inc. | Programmably configurable host adapter integrated circuit including a RISC processor |
| JPH07248996A (ja) | 1994-03-11 | 1995-09-26 | Nec Eng Ltd | バスアダプタ |
| US6016506A (en) * | 1994-03-29 | 2000-01-18 | The United States Of America As Represented By The Secretary Of The Navy | Non-intrusive SCSI status sensing system |
| US5657455A (en) * | 1994-09-07 | 1997-08-12 | Adaptec, Inc. | Status indicator for a host adapter |
| JPH0934831A (ja) | 1995-07-21 | 1997-02-07 | Nec Eng Ltd | バスアダプタのデータ転送方式 |
| GB2308904A (en) | 1996-01-06 | 1997-07-09 | Earl Walter Roper | SCSI bus extension over the ethernet |
| JPH1083368A (ja) * | 1996-09-06 | 1998-03-31 | Canon Inc | 通信制御装置および方法 |
| US5918028A (en) * | 1997-07-08 | 1999-06-29 | Motorola, Inc. | Apparatus and method for smart host bus adapter for personal computer cards |
| GB9810512D0 (en) * | 1998-05-15 | 1998-07-15 | Sgs Thomson Microelectronics | Detecting communication errors across a chip boundary |
| US7181548B2 (en) * | 1998-10-30 | 2007-02-20 | Lsi Logic Corporation | Command queueing engine |
| CN1196065C (zh) * | 1999-02-23 | 2005-04-06 | 株式会社日立制作所 | 集成电路和使用它的信息处理装置 |
| GB9907254D0 (en) * | 1999-03-29 | 1999-05-26 | Sgs Thomson Microelectronics | Synchronous data adaptor |
| US6564271B2 (en) * | 1999-06-09 | 2003-05-13 | Qlogic Corporation | Method and apparatus for automatically transferring I/O blocks between a host system and a host adapter |
| US6535936B2 (en) * | 1999-06-30 | 2003-03-18 | Adaptec, Inc. | SCSI phase status register for use in reducing instructions executed by an on-chip sequencer in asserting a SCSI acknowledge signal and method |
| US6477601B1 (en) * | 1999-06-30 | 2002-11-05 | Adaptec, Inc. | SCSI bus free phase management structure and method of operation for parallel SCSI host adapter integrated circuits |
| US6502156B1 (en) * | 1999-12-27 | 2002-12-31 | Intel Corporation | Controlling I/O devices independently of a host processor |
| JP2001202295A (ja) * | 2000-01-17 | 2001-07-27 | Hitachi Ltd | サブシステム |
| US7003617B2 (en) * | 2003-02-11 | 2006-02-21 | Dell Products L.P. | System and method for managing target resets |
-
2003
- 2003-05-14 US US10/437,554 patent/US7085859B2/en not_active Expired - Fee Related
-
2004
- 2004-05-04 DE DE602004008768T patent/DE602004008768T2/de not_active Expired - Lifetime
- 2004-05-04 KR KR1020057018294A patent/KR100968314B1/ko not_active Expired - Fee Related
- 2004-05-04 EP EP04731047A patent/EP1625505B1/en not_active Expired - Lifetime
- 2004-05-04 CN CNB2004800047182A patent/CN100390768C/zh not_active Expired - Fee Related
- 2004-05-04 WO PCT/GB2004/001910 patent/WO2004102405A2/en not_active Ceased
- 2004-05-04 JP JP2006530475A patent/JP4979383B2/ja not_active Expired - Fee Related
- 2004-05-04 AT AT04731047T patent/ATE372553T1/de not_active IP Right Cessation
- 2004-05-07 TW TW093112946A patent/TWI259368B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| TWI259368B (en) | 2006-08-01 |
| ATE372553T1 (de) | 2007-09-15 |
| US7085859B2 (en) | 2006-08-01 |
| EP1625505B1 (en) | 2007-09-05 |
| JP2007513394A (ja) | 2007-05-24 |
| CN1751298A (zh) | 2006-03-22 |
| US20040230727A1 (en) | 2004-11-18 |
| JP4979383B2 (ja) | 2012-07-18 |
| WO2004102405A3 (en) | 2005-03-24 |
| WO2004102405A2 (en) | 2004-11-25 |
| CN100390768C (zh) | 2008-05-28 |
| KR100968314B1 (ko) | 2010-07-08 |
| KR20060009241A (ko) | 2006-01-31 |
| EP1625505A2 (en) | 2006-02-15 |
| DE602004008768D1 (de) | 2007-10-18 |
| TW200517839A (en) | 2005-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69626485T2 (de) | Schnittstellenbildung zwischen Direktspeicherzugriffsvorrichtung und einem nicht-ISA-Bus | |
| DE3788354T2 (de) | Eingangs-/ausgangssteuerungstechnik. | |
| DE69610157T2 (de) | Ein Ein-/Ausgabeprozessor der gemeinsame Betriebsmittel einem Ein-/Ausgabebus in einem Rechner zur Verfügung stellt | |
| DE69507636T2 (de) | Ein rechnersystem mit einer brücke zwischen bussen | |
| DE3688408T2 (de) | Drucker-magnetbanddatenverbindungsprozessor. | |
| DE69033476T2 (de) | Schutz von Datenredundanz und -rückgewinnung | |
| DE19580606C2 (de) | Plattenlaufwerksverbinderschnittstelle zur Verwendung an einem PCI-Bus | |
| DE102011014588B4 (de) | Multicasting-Schreibanforderungen an Mehrfachspeicher-Controller | |
| DE69024111T2 (de) | Einrichtung und Verfahren zur Adresszuweisung an SCSI-unterstützte Peripheriegeräte | |
| DE3280451T2 (de) | Verfahren zur Initialisierung eines Datenverarbeitungssystems. | |
| DE60319125T2 (de) | Integrierte schaltung mit mehreren betriebsarten | |
| DE69031547T2 (de) | Befehlsausgabe für ein Rechnersystem | |
| DE3650092T2 (de) | E/a-steuerung mit zwei funktionen. | |
| DE102009061252B3 (de) | Vorrichtung, Verfahren und System zur Verarbeitung einer Transaktion auf einem PCI-Bus mittels eines Root-Komplexes | |
| DE69616893T2 (de) | Verfahren und Vorrichtung zur Datenübertragung in einer Plattensteuerung mit zentralisiertem Speicher | |
| DE102009042868A1 (de) | Verfahren und Vorrichtung für den einfacheren System-Protokoll-Austausch bei nichttransparenten Brücken (NTB) in Back-to-Back-Anordnung | |
| DE10234992A1 (de) | Retry-Mechanismus für blockierende Schnittstellen | |
| DE69726302T2 (de) | Busschnittstellensteuerungsschaltung | |
| DE10234991A1 (de) | Hostcontrollerdiagnose für einen seriellen Bus | |
| DE69930307T2 (de) | Datenspeichersystem | |
| DE4313190B4 (de) | Vorrichtung und Verfahren zur Initialisierung einer Datenschnittstelle für eine programmierbare Steuerung | |
| DE3855300T2 (de) | Schnittstellenschaltung zur Datenübertragung zwischen Prozessor und Ein-/Ausgabevorrichtung | |
| DE69621309T2 (de) | Verfahren und Gerät zur Optimierung von gemeinsamen PCI-Unterbrechungen und entsprechender Latenz in den PCI-Bussen mit Erweiterung oder Brücke | |
| DE69717232T2 (de) | Fehlertolerantes Bussystem | |
| DE19882975B4 (de) | Zugreifen auf eine Nachrichtenaustauscheinheit von einem sekundären Bus aus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8381 | Inventor (new situation) |
Inventor name: SPANEL, CAROL, SAN JOSE, CA 95119, US Inventor name: KUO, LIH-CHUNG, SAN JOSE, CA 95133, US Inventor name: CHEN, JAMES, HAMPSHIRE SO21 2 JN, GB Inventor name: WALLS, ANDREW DALE, SAN JOSE, CA 95139, US |
|
| 8364 | No opposition during term of opposition | ||
| 8320 | Willingness to grant licences declared (paragraph 23) |