TWI259368B - Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected - Google Patents

Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected Download PDF

Info

Publication number
TWI259368B
TWI259368B TW093112946A TW93112946A TWI259368B TW I259368 B TWI259368 B TW I259368B TW 093112946 A TW093112946 A TW 093112946A TW 93112946 A TW93112946 A TW 93112946A TW I259368 B TWI259368 B TW I259368B
Authority
TW
Taiwan
Prior art keywords
host
data
status
host bus
data transmission
Prior art date
Application number
TW093112946A
Other languages
English (en)
Chinese (zh)
Other versions
TW200517839A (en
Inventor
James C Chen
Carol Spanel
Andrew Dale Walls
Lih-Chung Kuo
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of TW200517839A publication Critical patent/TW200517839A/zh
Application granted granted Critical
Publication of TWI259368B publication Critical patent/TWI259368B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Computer And Data Communications (AREA)
  • Bus Control (AREA)
  • Information Transfer Between Computers (AREA)
TW093112946A 2003-05-14 2004-05-07 Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected TWI259368B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/437,554 US7085859B2 (en) 2003-05-14 2003-05-14 Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected

Publications (2)

Publication Number Publication Date
TW200517839A TW200517839A (en) 2005-06-01
TWI259368B true TWI259368B (en) 2006-08-01

Family

ID=33417398

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093112946A TWI259368B (en) 2003-05-14 2004-05-07 Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected

Country Status (9)

Country Link
US (1) US7085859B2 (https=)
EP (1) EP1625505B1 (https=)
JP (1) JP4979383B2 (https=)
KR (1) KR100968314B1 (https=)
CN (1) CN100390768C (https=)
AT (1) ATE372553T1 (https=)
DE (1) DE602004008768T2 (https=)
TW (1) TWI259368B (https=)
WO (1) WO2004102405A2 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7149823B2 (en) * 2003-08-29 2006-12-12 Emulex Corporation System and method for direct memory access from host without processor intervention wherein automatic access to memory during host start up does not occur
US20080195896A1 (en) * 2007-02-14 2008-08-14 International Business Machines Corporation Apparratus and method for universal programmable error detection and real time error detection
US8225019B2 (en) * 2008-09-22 2012-07-17 Micron Technology, Inc. SATA mass storage device emulation on a PCIe interface
US9086992B1 (en) 2012-06-08 2015-07-21 Digital Ordnance Storage, Inc. System and method for interconnecting storage elements
DE102014207417A1 (de) * 2014-04-17 2015-10-22 Robert Bosch Gmbh Schnittstelleneinheit
US10445105B2 (en) * 2018-01-29 2019-10-15 Pixart Imaging Inc. Scheme for automatically controlling dongle device and/or electronic device to enter waiting state of device pairing in which the dongle device and the electronic device exchange/share pairing information

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0102434B1 (fr) * 1982-08-30 1986-07-30 International Business Machines Corporation Dispositif pour signaler à l'unité de commande centrale d'un équipement de traitement de données, les erreurs se produisant dans les adaptateurs
JPH0786828B2 (ja) 1985-05-20 1995-09-20 富士通株式会社 遠隔制御方式
JPS61267152A (ja) * 1985-05-22 1986-11-26 Panafacom Ltd エラ−原因表示方式
US4858234A (en) * 1987-09-04 1989-08-15 Digital Equipment Corporation Method and apparatus for error recovery in a multibus computer system
JP2706093B2 (ja) * 1988-06-14 1998-01-28 富士通株式会社 エラー処理方式
JPH07104821B2 (ja) * 1988-08-22 1995-11-13 富士通株式会社 データ転送制御方式
JP2723604B2 (ja) * 1989-04-14 1998-03-09 日本電気株式会社 データ処理装置
JPH03139748A (ja) * 1989-10-26 1991-06-13 Nec Corp 報告ステータスバイト切換方式
JPH0827705B2 (ja) * 1990-07-25 1996-03-21 インターナショナル・ビジネス・マシーンズ・コーポレイション アダプタ
US5241630A (en) 1990-11-13 1993-08-31 Compaq Computer Corp. Device controller with a separate command path between a host and the device and a separate data path including a first in, first out memory between the host and the device
JPH0588944A (ja) * 1991-09-30 1993-04-09 Nec Corp 情報処理システムの入出力制御監視方式
US5319754A (en) * 1991-10-03 1994-06-07 Compaq Computer Corporation Data transfer system between a computer and a host adapter using multiple arrays
US5297067A (en) * 1991-10-16 1994-03-22 Quantum Corporation Electronic hot connection of disk drive module to computer peripheral bus
US5659690A (en) * 1992-10-15 1997-08-19 Adaptec, Inc. Programmably configurable host adapter integrated circuit including a RISC processor
JPH07248996A (ja) 1994-03-11 1995-09-26 Nec Eng Ltd バスアダプタ
US6016506A (en) * 1994-03-29 2000-01-18 The United States Of America As Represented By The Secretary Of The Navy Non-intrusive SCSI status sensing system
US5657455A (en) * 1994-09-07 1997-08-12 Adaptec, Inc. Status indicator for a host adapter
JPH0934831A (ja) 1995-07-21 1997-02-07 Nec Eng Ltd バスアダプタのデータ転送方式
GB2308904A (en) 1996-01-06 1997-07-09 Earl Walter Roper SCSI bus extension over the ethernet
JPH1083368A (ja) * 1996-09-06 1998-03-31 Canon Inc 通信制御装置および方法
US5918028A (en) * 1997-07-08 1999-06-29 Motorola, Inc. Apparatus and method for smart host bus adapter for personal computer cards
GB9810512D0 (en) * 1998-05-15 1998-07-15 Sgs Thomson Microelectronics Detecting communication errors across a chip boundary
US7181548B2 (en) * 1998-10-30 2007-02-20 Lsi Logic Corporation Command queueing engine
CN1196065C (zh) * 1999-02-23 2005-04-06 株式会社日立制作所 集成电路和使用它的信息处理装置
GB9907254D0 (en) * 1999-03-29 1999-05-26 Sgs Thomson Microelectronics Synchronous data adaptor
US6564271B2 (en) * 1999-06-09 2003-05-13 Qlogic Corporation Method and apparatus for automatically transferring I/O blocks between a host system and a host adapter
US6535936B2 (en) * 1999-06-30 2003-03-18 Adaptec, Inc. SCSI phase status register for use in reducing instructions executed by an on-chip sequencer in asserting a SCSI acknowledge signal and method
US6477601B1 (en) * 1999-06-30 2002-11-05 Adaptec, Inc. SCSI bus free phase management structure and method of operation for parallel SCSI host adapter integrated circuits
US6502156B1 (en) * 1999-12-27 2002-12-31 Intel Corporation Controlling I/O devices independently of a host processor
JP2001202295A (ja) * 2000-01-17 2001-07-27 Hitachi Ltd サブシステム
US7003617B2 (en) * 2003-02-11 2006-02-21 Dell Products L.P. System and method for managing target resets

Also Published As

Publication number Publication date
ATE372553T1 (de) 2007-09-15
US7085859B2 (en) 2006-08-01
EP1625505B1 (en) 2007-09-05
JP2007513394A (ja) 2007-05-24
CN1751298A (zh) 2006-03-22
US20040230727A1 (en) 2004-11-18
JP4979383B2 (ja) 2012-07-18
WO2004102405A3 (en) 2005-03-24
WO2004102405A2 (en) 2004-11-25
CN100390768C (zh) 2008-05-28
KR100968314B1 (ko) 2010-07-08
DE602004008768T2 (de) 2008-06-12
KR20060009241A (ko) 2006-01-31
EP1625505A2 (en) 2006-02-15
DE602004008768D1 (de) 2007-10-18
TW200517839A (en) 2005-06-01

Similar Documents

Publication Publication Date Title
US8176222B2 (en) Early termination of an I/O operation in an I/O processing system
US6591310B1 (en) Method of responding to I/O request and associated reply descriptor
US9483433B2 (en) Processing communication data in a ships passing condition
CN101946241B (zh) 处理控制单元和通道子系统之间的通信的方法和装置
CN1139036C (zh) 防止对先前的故障设备完成加载或存储操作的方法及装置
US6298398B1 (en) Method to provide checking on data transferred through fibre channel adapter cards
CA2704136C (en) Computer command and response for determining the state of an i/o operation
US7840718B2 (en) Processing of data to suspend operations in an input/output processing log-out system
US8214562B2 (en) Processing of data to perform system changes in an input/output processing system
TWI332614B (en) Method, apparatus, system and article for managing a connection in a connection orientated environment
US20150134874A1 (en) Determining extended capability of a channel path
US6338083B1 (en) Method and apparatus for transfer of information using optical fiber connections
US6988151B2 (en) Storage control device with a plurality of channel control sections
TWI259368B (en) Method, apparatus and program storage device for automatically presenting status from a host bus adapter until an error is detected
US6189117B1 (en) Error handling between a processor and a system managed by the processor
US6499066B1 (en) Method and apparatus for using fibre channel test extended link service commands for interprocess communication
US6513070B1 (en) Multi-channel master/slave interprocessor protocol
JPH0756842A (ja) チャネルサブシステム
JPH05242006A (ja) メモリ制御方式
Serial Proposed Serial ATA II Draft Workgroup
JPS581249A (ja) エラ−割込み方式
JP2005242666A (ja) データ転送制御装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees